- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄384041 > UPD161401W (NEC Corp.) 256-COLOR, 1/80-DUTY LCD CONTROLLER/DRIVER WITH ON-CHIP RAM PDF資料下載
參數(shù)資料
| 型號(hào)： | UPD161401W |
| 廠商： | NEC Corp. |
| 英文描述： | 256-COLOR, 1/80-DUTY LCD CONTROLLER/DRIVER WITH ON-CHIP RAM |
| 中文描述： | 256色，1/80-DUTY LCD控制器/驅(qū)動(dòng)器，片內(nèi)RAM |
| 文件頁(yè)數(shù)： | 13/124頁(yè) |
| 文件大?。?/td> | 647K |
| 代理商： | UPD161401W |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)當(dāng)前第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)
Data Sheet S15726EJ2V0DS
13
μ
PD161401
3.2 Logic Circuit Pins (1/3)
Symbol
Pin Name
Pin No.
I/O
Description
/CS1,
CS2
Chip select
98 to 100,
101 to 103
Input
These pins are chip select signal pins.
When /CS1 = L (CS2 = H), the chip is active, and data/command
can be input or output and I/O manipulated.
/RD (E)
Read (enable)
119 to 121
Input
When i80 system parallel data transfer is selected (/RD), read is
enabled by this signal. When this pin is L, data is output to the data
bus. When M68 system parallel data transfer is selected (E), this
pin inputs an enable signal that triggers data write or read.
But in the
μ
PD161401, the data of the display access memory
register, the complementary color blink data memory register, the
specified color blink data memory register and the reverse data
memory access register (R12, R41, R45, R50) cannot be read.
/WR (R,/W)
Write (read/write)
116 to 118
Input
When i80 system parallel data transfer is selected (/WR), write is
enabled by this signal. Data is written at the rising edge of this
signal. When M68 system parallel data transfer is selected (R, /W),
this pin determines the data transfer direction, as follows:
0: Write
1: Read
Selects an interface mode
IFM1
IFM0
Interface Mode
L
L
Serial
L
H
Setting prohibited
H
L
i80 series parallel
H
H
M68 series parallel
IFM0,
IFM1
Interface selection
86 to 88,
80 to 82
Input
D
0
to D
15
(SI)
(SCL)
Data bus
(serial input)
(serial clock)
187 to 182,
178 to 170,
166 to 158,
154 to 149,
145 to 137,
133 to 125
I/O
This is a bi-directional data bus connected to an 8- or 16-bit
standard CPU bus.
When the serial interface mode is selected (IFM1, IFM0 = L, L), D
7
functions as a serial data input pin (SI), and D
6
serves as a serial
clock input pin (SCL). At this time, D
0
to D
5
and D
8
to D
15
go into a
high-impedance state.
When the 8-bit data bus is selected, only D
0
to D
7
are used, and D
8
to D
15
go into a high-impedance state. Data is input starting from its
higher byte, followed by the lower byte. If the chip is not selected,
all D
0
to D
15
go into a high-impedance state.
This pin is usually connected to the least significant bit of a
standard CPU address bus to identify whether data is an index
register or data/command.
RS = H: Indicates that D
0
to D
15
are data/command.
RS = L: Indicates that D
0
to D
15
are an index register.
RS
Index register/data
command selection
110 to 112
Input
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| UPD16311GC-AB6 | 1/8- to 1/16-DUTY FIPTM VFD CONTROLLER/DRIVER |
| UPD16311 | 1/8- to 1/16-DUTY FIPTM VFD CONTROLLER/DRIVER |
| UPD16326GB-3B4 | 32-BIT FLUORESCENT DISPLAY TUBE DRIVER |
| UPD16326 | 32-BIT FLUORESCENT DISPLAY TUBE DRIVER |
| UPD16334 | 96-Bit AC-PDP DRIVER |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| UPD161602A | 制造商:NEC 制造商全稱:NEC 功能描述:360/396-OUTPUT TFT-LCD SOURCE DRIVER |
| UPD161602AP | 制造商:NEC 制造商全稱:NEC 功能描述:360/396-OUTPUT TFT-LCD SOURCE DRIVER |
| UPD161602B | 制造商:NEC 制造商全稱:NEC 功能描述:360/396-OUTPUT TFT-LCD SOURCE DRIVER |
| UPD161602BP | 制造商:NEC 制造商全稱:NEC 功能描述:360/396-OUTPUT TFT-LCD SOURCE DRIVER |
| UPD161620 | 制造商:NEC 制造商全稱:NEC 功能描述:432 OUTPUT TFT-LCD SOURCE DRIVER WITH RAM |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。