- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄383976 > UPC1857ACT (NEC Corp.) SOUND CONTROL IC WITH SURROUND AND I2C BUS PDF資料下載
參數(shù)資料
| 型號： | UPC1857ACT |
| 廠商： | NEC Corp. |
| 英文描述： | SOUND CONTROL IC WITH SURROUND AND I2C BUS |
| 中文描述： | 聲控集成電路環(huán)繞和I2C總線 |
| 文件頁數(shù)： | 18/44頁 |
| 文件大?。?/td> | 343K |
| 代理商： | UPC1857ACT |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁當(dāng)前第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁
18
μ
PC1857A
3.2.1
1-byte data transfer
The format in which 1-byte data is to be transferred is as follows:
Start Slave address
Subaddress
Data
Stop
Write
mode
ACK
ACK
ACK
3.2.2
Successive data transfer
The
μ
PC1857A has an automatic increment function which can be used to transfer successive data (refer to
4.4.6
Automatic increment
).
By using this function, the internal subaddress is automatically incremented if a slave address and a subaddress
have been set, so that the data from subsequent subaddresses can be transferred in succession.
Incrementing the subaddress of the
μ
PC1857A is stopped when the subaddress reaches “04H”.
The format in which 5 bytes of data are to be transferred in succession by using the automatic increment function
is as follows:
Start Slave address
Subaddress
Data 1
Write
mode
Data 2
Data 5
Stop
ACK
ACK
ACK
ACK
ACK
The host CPU transfers “00H” as subaddress SA
0
after start and slave addresses, as shown above. Data SA
0
is
transferred after this subaddress SA
0
, and without transferring the stop condition the data SA
1
, SA
2
, SA
3
, and SA
4
are
transferred successively, and then the stop condition is transferred.
To successively change data at a fixed subaddress, for example to turn up/down the volume, turn off the
automatic increment function.
3.2.3
Acknowledge
On the I
judge whether data transfer has been successful. The host CPU judges whether data transfer has been successful
or not, depending on whether the status of the acknowledge bit is “H” or “L”.
When the acknowledge bit is “L”, it indicates success. When the acknowledge bit is “H”, it indicates failure of
transfer or forced release of bus (NAK status). The NAK status occurs when a wrong slave address is transferred to
a slave IC or data transfer from slave side is finished in the read status.
2
C bus, an acknowledge bit is appended to the 9th bit following the data. This acknowledge bit is used to
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| UPC1857A | CONN SEALING FOR WALL RCPT #24 |
| UPC1876GT | US MTS DECODER |
| UPC1876 | US MTS DECODER |
| UPC2533GS-01 | AM TUNER FOR ELECTRONIC TUNING CAR RADIOS |
| UPC2533GS-02 | AM TUNER FOR ELECTRONIC TUNING CAR RADIOS |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| UPC1860GS | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:TV/Video Sync Circuit |
| UPC1861 | 制造商:NEC 制造商全稱:NEC 功能描述:HORIZONTAL LOCK CLOCK GENERATOR |
| UPC1861GR | 制造商:NEC 制造商全稱:NEC 功能描述:HORIZONTAL LOCK CLOCK GENERATOR |
| UPC1862 | 制造商:NEC 制造商全稱:NEC 功能描述:BURST LOCK CLOCK GENERATOR |
| UPC1862GS | 制造商:NEC 制造商全稱:NEC 功能描述:BURST LOCK CLOCK GENERATOR |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。