參數(shù)資料
型號(hào): UPC1854A
廠商: NEC Corp.
英文描述: I2C BUS-COMPATIBLE US MTS PROCESSING LSI
中文描述: I2C總線兼容美國(guó)的多邊貿(mào)易體制處理LSI
文件頁(yè)數(shù): 23/48頁(yè)
文件大?。?/td> 251K
代理商: UPC1854A
μ
PC1854A
23
Data Sheet S12816EJ3V0DS00
4.2 Setting Procedure
Precise adjustment of the dbx decoder is absolutely critical for optimum performance. Where possible, the
adjustment should be performed after the
μ
PC1854A is mounted on the chassis and with the video system active.
Set the data of write register as follows before the adjustment, because the registers other than the Mute register
are defined.
Table 4-1. Default Setting of Write Register
Bit
D7
D6
D5
D4
D3
D2
D1
D0
Subaddress
00H
0
0
1
0
0
0
0
0
01H
0
0
1
0
0
0
0
0
02H
0
0
1
1
1
1
1
1
03H
0
0
1
0
0
0
0
0
04H
0
0
1
0
0
0
0
0
05H
0
0
1
0
0
0
0
0
06H
0
0
0
0
0
0
0
1
(1) Input level setting (write register, subaddress 00H, bits D5 to D0)
<1> Write “1” to bit D0 (Mute: OFF) of subaddress 06H.
<2> Input sine wave of 300 Hz, 150 mV
rms
to COM pin.
<3> Set bits D5 to D0 (Input level setting bits) of subaddress 00H so that the output level of ROT pin is 500
mV
rms
(
±
10 mV
rms
).
(2) Stereo VCO setting (write register, subaddress 01H, bits D6 to D0)
Perform this adjustment with no signal applied.
<1> Write “1” to bit D0 (Mute: OFF) of subaddress 06H.
<2> Write “1” to bit D6 (f
H
monitor: ON) of subaddress 01H.
<3> Connect frequency counter to ROT pin, and set bits D5 to D0 (Stereo VCO setting bits) of subaddress
01H so that frequency counter displays 15.73 kHz (
±
0.1 kHz).
<4> When setting is completed, write “0” to bit D6 (f
H
monitor: OFF) of subaddress 01H.
(3) Filter setting (write register, subaddress 02H, bits D6 to D0)
<1> Write “1” to bit D6 (Pilot canceler: OFF) of subaddress 02H.
<2> Input pilot signal (15.734 kHz, 30 mV
rms
or higher
Note
) to COM pin and set data of bits D5 to D0 (Filter
setting bits) of subaddress 02H so that the output level of the ROT pin becomes as small as possible
(Decrease the set data from 63 (decimal)).
<3> When setting is completed, write “0” to bit D6 (Pilot canceler: ON) of subaddress 02H.
Note
100 mV
rms
is recommended.
相關(guān)PDF資料
PDF描述
UPC1862 BURST LOCK CLOCK GENERATOR
UPC1862GS BURST LOCK CLOCK GENERATOR
UPC1883 BIPOLAR ANALOG INTEGRATED CIRCUIT
UPC1909 Isolated Flyback Switching Regulator with 9V Output
UPC1909CX Isolated Flyback Switching Regulator with 9V Output
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
UPC1854ACT 制造商:NEC 制造商全稱:NEC 功能描述:I2C BUS-COMPATIBLE US MTS PROCESSING LSI
UPC1854AGT 制造商:NEC 制造商全稱:NEC 功能描述:I2C BUS-COMPATIBLE US MTS PROCESSING LSI
UPC1857 制造商:NEC 制造商全稱:NEC 功能描述:SOUND CONTROL IC WITH SURROUND AND I2C BUS
UPC1857A 制造商:NEC 制造商全稱:NEC 功能描述:SOUND CONTROL IC WITH SURROUND AND I2C BUS
UPC1857ACT 制造商:NEC 制造商全稱:NEC 功能描述:SOUND CONTROL IC WITH SURROUND AND I2C BUS