x
Gain
Y
Limit
+
Offset
x
Gain
CbCr
Limit
SLES141G
– JULY 2005 – REVISED APRIL 2011
2.2.5
Component Video Processor
The component video processing block supports a user-selectable contrast, brightness, and saturation
adjustment in YCbCr output formats. For YCbCr output formats, gain and offset values are applied to the
luma data path to map the pixel values to the correct output range (for 10-bit Ymin = 64 and Ymax = 940),
and to provide a means of adjusting contrast and brightness. For Y, digital contrast (gain) and brightness
(offset) factors can vary from 0 to 255. The contrast control adjusts the amplitude range of the Y output
centered at the midpoint of the output code range. The limit block limits the output to the ITU-R BT.601
range (Ymin to Ymax) or an extended range, depending on a user setting.
Figure 2-10. Y Component Gain, Offset, Limit
For CbCr components, a saturation (gain) factor is applied to the CbCr inputs to map them to the CbCr
output code range and provide saturation control. Similarly, the limit block can limit CbCr outputs to a valid
range:
Cb,Crmin = 64 / Cb,Crmax = 960
Figure 2-11. CbCr Component Gain, Offset, Limit
2.2.6
Color Space Conversion
The formulas for RGB to YCbCr conversion are given as:
Y = 0.299
× R + 0.587 × G + 0.114 × B
Cb =
–0.172 × R – 0.339 × G + 0.511 × B + 512
Cr = 0.511
× R – 0.428 × G – 0.083 × B + 512
2.3
Clock Circuits
An internal line-locked PLL generates the system and pixel clocks. A 14.31818-MHz clock is required to
drive the PLL. This can be input to the TVP5146M2 decoder at the 1.8-V level on terminal 74 (XTAL1), or
a crystal of 14.31818-MHz fundamental resonant frequency can be connected across terminals 74 and 75
(XTAL2). If a parallel resonant circuit is used as shown in
Figure 2-12, then the external capacitors must
have the following relationship:
CL1 = CL2 = 2CL CSTRAY
(1)
Where,
CSTRAY is the terminal capacitance with respect to ground
CL is the crystal load capacitance specified by the crystal manufacturer
Figure 2-12 shows the reference clock configurations. The TVP5146M2 decoder generates the DATACLK
signal used for clocking data.
Copyright
2005–2011, Texas Instruments Incorporated
Functional Description
23