![](http://datasheet.mmic.net.cn/130000/TVP5010CPFP_datasheet_5023350/TVP5010CPFP_13.png)
2–1
2 Detailed Description
2.1
Analog Video Processors and A/D Converters
Figure 2–1 shows the detailed functional diagram of the analog video processors and A/D converters. This
block provides the analog interface to all the video inputs. It accepts up to four inputs, performs analog signal
conditioning (i.e., video clamping, video amplifying), and carries out analog-to-digital conversion.
2.1.1
Video Input Selection
Four high impedance video inputs are sources for two internal analog channels in the TVP5010. The internal
multiplexers via the host port bus can select the desired input. The user can connect the four analog video
inputs in the following combinations:
Four selectable individual composite video inputs
1 S-video input and two composite video inputs
2 S-video inputs
2.1.2
Analog Input Clamping and Automatic Gain Control Circuits
The internal clamp circuit restores the ac coupled video signals to a fixed dc level before A/D conversion.
The clamping circuits provides line-by-line restoration of the video sync level to a fixed dc reference voltage.
The circuit has two modes of clamping, coarse and fine. In coarse, the most negative portion of the signal
(typically the sync tip) is clamped to a fixed dc level. The circuit uses fine mode to prevent spurious level
shifting caused by noise that is more negative than the sync tip on the input signal. When fine mode is
enabled, after sync position is detected, clamping is only enabled during sync period. S-video requires fine
clamping mode for proper operation.
Input video signals may vary significantly from the normal level of 1 Vpp. An automatic gain control (AGC)
circuit adjusts the signal amplitude to use the maximum range of the A/D converters without clipping.