- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄98301 > TSA1002IFT (STMICROELECTRONICS) 1-CH 10-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PQFP48 PDF資料下載
參數(shù)資料
| 型號： | TSA1002IFT |
| 廠商： | STMICROELECTRONICS |
| 元件分類： | ADC |
| 英文描述： | 1-CH 10-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PQFP48 |
| 封裝： | 7 X 7 MM, PLASTIC, TQFP-48 |
| 文件頁數(shù)： | 4/20頁 |
| 文件大?。?/td> | 236K |
| 代理商： | TSA1002IFT |
Obsolete
Product(s)
- Obsolete
Product(s)
12/20
TSA1002 APPLICATION NOTE
NO
T
FOR
NEW
DESI
G
N
DETAILED INFORMATION
The TSA1002 is a high speed analog to digital
converter based on a pipeline architecture and the
latest deep submicron CMOS process to achieve
the best performances in terms of linearity and
power consumption.
The pipeline structure consists of 9 internal
conversion stages in which the analog signal is
fed and sequentially converted into digital data.
Each 8 first stages consists of an Analog to Digital
converter, a Digital to Analog converter, a Sample
and Hold and a gain of 2 amplifier. A 1.5bit
conversion resolution is achieved in each stage.
The latest stage simply is a comparator. Each
resulting LSB-MSB couple is then time shifted to
recover from the conversion delay. Digital data
correction
completes
the
processing
by
recovering from the redundancy of the (LSB-MSB)
couple for each stage. The corrected data are
outputted through the digital buffers.
Input signal is sampled on the rising edge of the
clock while digital outputs are delivered on the
falling edge of the Data Ready signal.
The advantages of such a converter reside in the
combination of pipeline architecture and the most
advanced technologies. The highest dynamic
performances are achieved while consumption
remains at the lowest level.
Some functionalities have been added in order to
simplify as much as possible the application
board. These operational modes are described in
the following table.
The TSA1002 is pin to pin compatible with the
8bits/40Msps
TSA0801,
the
10bits/25Msps
TSA1001 and the 12bits/50Msps TSA1201. This
ensures a conformity within the product family and
above all, an easy upgrade of the application.
OPERATIONAL MODES DESCRIPTION
Data Format Select (DFSB)
When set to low level (VIL), the digital input DFSB
provides a twoís complement digital output MSB.
This can be of interest when performing some
further signal processing.
When set to high level (VIH), DFSB provides a
standard binary output coding.
Output Enable (OEB)
When set to low level (VIL), all digital outputs
remain active and are in low impedance state.
When set to high level (VIH), all digital outputs
buffers are in high impedance state. This results in
lower consumption while the converter goes on
sampling.
When OEB is set to low level again, the data is
then valid on the output with a very short Ton
delay.
The timing diagram page 4 summarizes this
operating cycle.
Out of Range (OR)
This function is implemented on the output stage
in order to set up an "Out of Range" flag whenever
the digital data is over the full scale range.
Typically, there is a detection of all the data being
at í0í or all the data being at í1í. This ends up with
an output signal OR which is in low level state
(VOL) when the data stay within the range, or in
high level state (VOH) when the data are out of the
range.
Inputs
Outputs
Analog input differential level
DFSB
OEB
OR
DR
Most Significant Bit (MSB)
(VIN-VINB)
>
RANGE
H
L
H
CLK
D9
-RANGE
>
(VIN-VINB)
H
L
H
CLK
D9
RANGE>
(VIN-VINB)
>-RANGE
H
L
CLK
D9
(VIN-VINB)
>
RANGE
L
H
CLK
Complemented D9
-RANGE
>
(VIN-VINB)
L
H
CLK
Complemented D9
RANGE>
(VIN-VINB)
>-RANGE
L
CLK
Complemented D9
XX
H
HZ
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TSA1005-20IFT | 2-CH 10-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PQFP48 |
| TSA1005-40IFT | 2-CH 10-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PQFP48 |
| TSA1005I-40IF | 2-CH 10-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PQFP48 |
| TSA1005-20IF | 2-CH 10-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PQFP48 |
| TSA1005-40IF | 2-CH 10-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PQFP48 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TSA1005 | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:DUAL-CHANNEL, 10-BIT, 20/40MSPS A/D CONVERTER |
| TSA1005-20IF | 制造商:STMicroelectronics 功能描述:ADC DUAL PIPELINED 20MSPS 10-BIT PARALLEL 48TQFP - Trays |
| TSA1005-20IFT | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:DUAL-CHANNEL, 10-BIT, 20/40MSPS A/D CONVERTER |
| TSA1005-40IF | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Analog to Digital Converter |
| TSA1005-40IFT | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC DUAL CHANNEL 10 BIT 20/40MSPS A/D CONVTR RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:VQFN-32 |
發(fā)布緊急采購，3分鐘左右您將得到回復。