參數(shù)資料
型號(hào): TS86101G2BVGL
廠商: ATMEL CORP
元件分類(lèi): DAC
英文描述: SERIAL INPUT LOADING, 10-BIT DAC, PBGA255
封裝: CBGA-255
文件頁(yè)數(shù): 17/57頁(yè)
文件大?。?/td> 1119K
代理商: TS86101G2BVGL
24
5343C–BDC–03/06
TS86101G2B
6.2
Power-up Asynchronous Reset/Synchronization of Several TS86101G2B Devices
A power-on asynchronous reset is integrated on the MUXDAC. It is active during the V
EED ramp-
up, (up to 50% of its final steady-state value – V
EEA/VEED <-2.5V).
To make sure that initialization is effective, the clock should not toggle before V
EED/VEEA exceed
90% of their final value.
This asynchronous reset allows correct initialization of the divide/4 timing circuitry that drives the
4:1 MUX, therefore providing synchronous DSP output clock signals (DSP_CK_T,DSP_CK_F)
and synchronous analog output signals between multiple DACs.
During the power-up reset phase, the applied (CW_IN_T,CW_IN_F) master clock should not
toggle.
For initialization, three clock input configurations are authorized:
Differential clock input: the master clock can start indifferently at a logical high or low.
Single-ended clock input on CW_IN_T: the master clock must be at a logical high during
reset and start with a falling edge.
Single-ended clock input on CW_IN_F: the master clock must be at a logical low during reset
and start with a rising edge.
In all cases, the first pulse width of the master clock should last at least 100 ps and should not
toggle in an undetermined way in order to avoid metastability of the clock.
For DSP systems that require several MUXDACs to be synchronized, the following design and
protocol rules apply:
1.
The MUXDACs must be powered-up under DSP executive control, with their clocks
kept inactive. If used in differential mode (recommended), the clocks should be previ-
ously set to either a high or low state, and in any case the clocks should not be toggling.
2.
A delay equalling the settling time of the power supplies (time until they reach at least
90% of their steady state) must be respected before proceeding to step 3.
3.
The MUXDAC clocks can then be commanded to their active state. In order to reduce
the probability of clock meta-stability, the first pulse should last at least 100 ps and
should not toggle in an undetermined way.
4.
All MUXDAC clock paths within a given DSP should be designed according to the stan-
dard high-speed design rules.
相關(guān)PDF資料
PDF描述
TS86101G2BMGS SERIAL INPUT LOADING, 10-BIT DAC, PBGA255
TS86101G2BMGS PARALLEL, WORD INPUT LOADING, 10-BIT DAC, CBGA255
TS86101G2BVGL PARALLEL, WORD INPUT LOADING, 10-BIT DAC, CBGA255
TS86101G2BCGL PARALLEL, WORD INPUT LOADING, 10-BIT DAC, CBGA255
TSA0801IF 1-CH 8-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PQFP48
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TS861AI 制造商:STMICROELECTRONICS 制造商全稱(chēng):STMicroelectronics 功能描述:RAIL TO RAIL MICROPOWER BICMOS COMPARATORS
TS861AID 功能描述:校驗(yàn)器 IC Single Rail-to-Rail RoHS:否 制造商:STMicroelectronics 產(chǎn)品: 比較器類(lèi)型: 通道數(shù)量: 輸出類(lèi)型:Push-Pull 電源電壓-最大:5.5 V 電源電壓-最小:1.1 V 補(bǔ)償電壓(最大值):6 mV 電源電流(最大值):1350 nA 響應(yīng)時(shí)間: 最大工作溫度:+ 125 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SC-70-5 封裝:Reel
TS861AIDT 功能描述:校驗(yàn)器 IC Single Rail-to-Rail RoHS:否 制造商:STMicroelectronics 產(chǎn)品: 比較器類(lèi)型: 通道數(shù)量: 輸出類(lèi)型:Push-Pull 電源電壓-最大:5.5 V 電源電壓-最小:1.1 V 補(bǔ)償電壓(最大值):6 mV 電源電流(最大值):1350 nA 響應(yīng)時(shí)間: 最大工作溫度:+ 125 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SC-70-5 封裝:Reel
TS861AILT 功能描述:校驗(yàn)器 IC Single Rail-to-Rail RoHS:否 制造商:STMicroelectronics 產(chǎn)品: 比較器類(lèi)型: 通道數(shù)量: 輸出類(lèi)型:Push-Pull 電源電壓-最大:5.5 V 電源電壓-最小:1.1 V 補(bǔ)償電壓(最大值):6 mV 電源電流(最大值):1350 nA 響應(yīng)時(shí)間: 最大工作溫度:+ 125 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SC-70-5 封裝:Reel
TS861AIN 功能描述:校驗(yàn)器 IC Single Rail-to-Rail RoHS:否 制造商:STMicroelectronics 產(chǎn)品: 比較器類(lèi)型: 通道數(shù)量: 輸出類(lèi)型:Push-Pull 電源電壓-最大:5.5 V 電源電壓-最小:1.1 V 補(bǔ)償電壓(最大值):6 mV 電源電流(最大值):1350 nA 響應(yīng)時(shí)間: 最大工作溫度:+ 125 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SC-70-5 封裝:Reel