- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄383966 > TS80C51RD2-LIE (International Rectifier) High Performance 8-bit Microcontroller PDF資料下載
參數(shù)資料
| 型號： | TS80C51RD2-LIE |
| 廠商： | International Rectifier |
| 英文描述： | High Performance 8-bit Microcontroller |
| 中文描述： | 高性能8位微控制器 |
| 文件頁數(shù)： | 22/85頁 |
| 文件大?。?/td> | 762K |
| 代理商： | TS80C51RD2-LIE |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁當(dāng)前第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁
22
4188E–8051–08/06
AT/TS8xC51Rx2
Reset Value = 0000 0000b
Bit addressable
Table 6-3.
T2MOD Register
T2MOD - Timer 2 Mode Control Register (C9h)
6
5
Bit
Number
Bit
Mnemonic
Description
7
TF2
Timer 2 overflow Flag
Must be cleared by software.
Set by hardware on timer 2 overflow, if RCLK = 0 and TCLK = 0.
6
EXF2
Timer 2 External Flag
Set when a capture or a reload is caused by a negative transition on T2EX pin if
EXEN2=1.
When set, causes the CPU to vector to timer 2 interrupt routine when timer 2 interrupt is
enabled.
Must be cleared by software. EXF2 doesn’t cause an interrupt in Up/down counter mode
(DCEN = 1)
5
RCLK
Receive Clock bit
Clear to use timer 1 overflow as receive clock for serial port in mode 1 or 3.
Set to use timer 2 overflow as receive clock for serial port in mode 1 or 3.
4
TCLK
Transmit Clock bit
Clear to use timer 1 overflow as transmit clock for serial port in mode 1 or 3.
Set to use timer 2 overflow as transmit clock for serial port in mode 1 or 3.
3
EXEN2
Timer 2 External Enable bit
Clear to ignore events on T2EX pin for timer 2 operation.
Set to cause a capture or reload when a negative transition on T2EX pin is detected, if
timer 2 is not used to clock the serial port.
2
TR2
Timer 2 Run control bit
Clear to turn off timer 2.
Set to turn on timer 2.
1
C/T2#
Timer/Counter 2 select bit
Clear for timer operation (input from internal clock system: F
).
Set for counter operation (input from T2 input pin, falling edge trigger). Must be 0 for clock
out mode.
0
CP/RL2#
Timer 2 Capture/Reload bit
If RCLK=1 or TCLK=1, CP/RL2# is ignored and timer is forced to auto-reload on timer 2
overflow.
Clear to auto-reload on timer 2 overflows or negative transitions on T2EX pin if EXEN2=1.
Set to capture on negative transitions on T2EX pin if EXEN2=1.
7
4
3
2
1
0
-
-
-
-
-
-
T2OE
DCEN
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TS80C51RD2-MCA | High Performance 8-bit Microcontroller |
| TS80C51RD2-MCB | High Performance 8-bit Microcontroller |
| TS80C51RD2-MCE | High Performance 8-bit Microcontroller |
| TS80C51RD2-MIA | High Performance 8-bit Microcontroller |
| TS80C51RD2-MIB | High Performance 8-bit Microcontroller |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TS80C51RD2-LIEB | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-Bit Microcontroller |
| TS80C51RD2-LIED | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-Bit Microcontroller |
| TS80C51RD2-LIER | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Microcontroller |
| TS80C51RD2-LIL | 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:High Performance 8-bit Microcontroller |
| TS80C51RD2-LILB | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-Bit Microcontroller |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。