- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄384019 > TMS320F28044ZGMA (Texas Instruments, Inc.) Digital Signal Processor PDF資料下載
參數(shù)資料
| 型號： | TMS320F28044ZGMA |
| 廠商： | Texas Instruments, Inc. |
| 元件分類： | 數(shù)字信號處理 |
| 英文描述： | Digital Signal Processor |
| 中文描述： | 數(shù)字信號處理器 |
| 文件頁數(shù)： | 37/107頁 |
| 文件大?。?/td> | 784K |
| 代理商： | TMS320F28044ZGMA |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁當(dāng)前第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁
www.ti.com
TMS320F28044
Digital Signal Processor
SPRS357B–AUGUST 2006–REVISED MAY 2007
3.6.1.1
External Reference Oscillator Clock Option
The typical specifications for the external quartz crystal for a frequency of 20 MHz are listed below:
Fundamental mode, parallel resonant
C
L
(load capacitance) = 12 pF
C
L1
= C
L2
= 24 pF
C
shunt
= 6 pF
ESR range = 30 to 60
TI recommends that customers have the resonator/crystal vendor characterize the operation of their
device with the DSP chip. The resonator/crystal vendor has the equipment and expertise to tune the tank
circuit. The vendor can also advise the customer regarding the proper tank component values that will
produce proper start up and stability over the entire operating range.
3.6.1.2
The F28044 device has an on-chip, PLL-based clock module. This module provides all the necessary
clocking signals for the device, as well as control for low-power mode entry. The PLL has a 4-bit ratio
control PLLCR[DIV] to select different CPU clock rates. The watchdog module should be disabled before
writing to the PLLCR register. It can be re-enabled (if need be) after the PLL module has stabilized, which
takes 131072 OSCCLK cycles.
Table 3-12. PLLCR Register Bit Definitions
SYSCLKOUT
(CLKIN)
(2)
OSCCLK/2
OSCCLK
(OSCCLK*1)/2
(OSCCLK*2)/2
(OSCCLK*3)/2
(OSCCLK*4)/2
(OSCCLK*5)/2
(OSCCLK*6)/2
(OSCCLK*7)/2
(OSCCLK*8)/2
(OSCCLK*9)/2
(OSCCLK*10)/2
reserved
PLLCR[DIV]
(1)
PLLSTS[CLKINDIV]
0000 (PLL bypass)
0000 (PLL bypass)
0001
0010
0011
0100
0101
0110
0111
1000
1001
1010
1011-1111
0
1
0
0
0
0
0
0
0
0
0
0
0
(1)
(2)
This register is EALLOW protected.
CLKIN is the input clock to the CPU. SYSCLKOUT is the output
clock from the CPU. The frequency of SYSCLKOUT is the same as
CLKIN.
NOTE
PLLSTS[CLKINDIV] can be set to 1 only if PLLCR is 0x0000. PLLCR should not be
changed once PLLSTS[CLKINDIV] is set.
The PLL-based clock module provides two modes of operation:
Crystal-operation - This mode allows the use of an external crystal/resonator to provide the time base
to the device.
External clock source operation - This mode allows the internal oscillator to be bypassed. The device
clocks are generated from an external clock source input on the X1 or the XCLKIN pin.
Submit Documentation Feedback
Functional Overview
37
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TMS320F28044ZGMQ | Digital Signal Processor |
| TMS320F28044ZGMS | Digital Signal Processor |
| TMX320F28044GGMQ | Digital Signal Processor |
| TMX320F28044GGMS | Digital Signal Processor |
| TMX320F28044PZQ | Digital Signal Processor |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TMS320F28045PZA | 制造商:Texas Instruments 功能描述:- Trays |
| TMS320F28045PZS | 制造商:Texas Instruments 功能描述:- Trays |
| TMS320F28050PNQ | 制造商:Texas Instruments 功能描述:GIZMO |
| TMS320F28050PNS | 制造商:Texas Instruments 功能描述:GIZMO |
| TMS320F28050PNT | 制造商:Texas Instruments 功能描述:GIZMO |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。