參數(shù)資料
型號： TMP320F28044ZGMS
廠商： Texas Instruments, Inc.
元件分類： 數(shù)字信號處理
英文描述： Digital Signal Processor
中文描述： 數(shù)字信號處理器
文件頁數(shù)： 91/107頁
文件大小： 784K
代理商： TMP320F28044ZGMS
www.ti.com
SPRS357B–AUGUST 2006–REVISED MAY 2007
Table 6-26. SPI Master Mode External Timing (Clock Phase = 0)
(1)(2)(3)(4)(5)
NO.
SPI WHEN (SPIBRR + 1) IS EVEN OR
SPIBRR = 0 OR 2
MIN
4t
c(LCO)
0.5t
c(SPC)M
-10
SPI WHEN (SPIBRR + 1) IS ODD
AND SPIBRR > 3
MIN
5t
c(LCO)
0.5t
c(SPC)M
- 0.5t
c(LCO)
- 10
UNIT
MAX
MAX
1
2
t
c(SPC)M
t
w(SPCH)M
Cycle time, SPICLK
Pulse duration, SPICLK high
(clock polarity = 0)
Pulse duration, SPICLK low
(clock polarity = 1)
Pulse duration, SPICLK low
(clock polarity = 0)
Pulse duration, SPICLK high
(clock polarity = 1)
Delay time, SPICLK high to SPISIMO
valid (clock polarity = 0)
Delay time, SPICLK low to SPISIMO
valid (clock polarity = 1)
Valid time, SPISIMO data valid after
SPICLK low (clock polarity = 0)
Valid time, SPISIMO data valid after
SPICLK high (clock polarity = 1)
Setup time, SPISOMI before SPICLK
low (clock polarity = 0)
Setup time, SPISOMI before SPICLK
high (clock polarity = 1)
Valid time, SPISOMI data valid after
SPICLK low (clock polarity = 0)
Valid time, SPISOMI data valid after
SPICLK high (clock polarity = 1)
128t
c(LCO)
0.5t
c(SPC)M
ns
ns
0.5t
t
w(SPCL)M
0.5t
c(SPC)M
- 10
0.5t
c(SPC)M
0.5t
c(SPC)M
- 0.5t
c(LCO)
- 10
0.5t
3
t
w(SPCL)M
0.5t
c(SPC)M
- 10
0.5
tc(SPC)M
0.5t
c(SPC)M
+ 0.5t
c(LCO)
-10
0.5t
ns
t
w(SPCH)M
0.5
tc(SPC)M
- 10
0.5t
c(SPC)M
0.5t
c(SPC)M
+ 0.5t
c(LCO)
- 10
0.5t
4
t
d(SPCH-SIMO)M
10
10
ns
t
d(SPCL-SIMO)M
10
10
5
t
v(SPCL-SIMO)M
0.5t
c(SPC)M
-10
0.5t
c(SPC)M
+ 0.5t
c(LCO)
-10
t
v(SPCH-SIMO)M
0.5t
c(SPC)M
-10
0.5t
c(SPC)M
+ 0.5t
c(LCO)
-10
8
t
su(SOMI-SPCL)M
35
35
ns
t
su(SOMI-SPCH)M
35
35
ns
9
t
v(SPCL-SOMI)M
0.25t
c(SPC)M
-10
0.5t
c(SPC)M
- 0.5t
c(LCO)
- 10
t
v(SPCH-SOMI)M
0.25t
c(SPC)M
- 10
0.5t
c(SPC)M
- 0.5t
c(LCO)
- 10
ns
(1)
(2)
(3)
(4)
The MASTER / SLAVE bit (SPICTL.2) is set and the CLOCK PHASE bit (SPICTL.3) is cleared.
t
c(SPC)
= SPI clock cycle time = LSPCLK/4 or LSPCLK/(SPIBRR +1)
t
= LSPCLK cycle time
Internal clock prescalers must be adjusted such that the SPI clock speed is limited to the following SPI clock rate:
Master mode transmit 25-MHz MAX, master mode receive 12.5-MHz MAX
Slave mode transmit 12.5-MAX, slave mode receive 12.5-MHz MAX.
The active edge of the SPICLK signal referenced is controlled by the clock polarity bit (SPICCR.6).
(5)
Submit Documentation Feedback
相關PDF資料
PDF描述
TMS320F28044_07 Digital Signal Processor
TMS320F28044ZGMA Digital Signal Processor
TMS320F28044ZGMQ Digital Signal Processor
TMS320F28044ZGMS Digital Signal Processor
TMX320F28044GGMQ Digital Signal Processor
相關代理商/技術參數(shù)
參數(shù)描述
TMP320F2810GHHA 制造商:TI 制造商全稱:Texas Instruments 功能描述:DIGITAL SIGNAL PROCESSORS
TMP320F2810GHHMEP 制造商:TI 制造商全稱:Texas Instruments 功能描述:Digital Signal Processors
TMP320F2810GHHS 制造商:TI 制造商全稱:Texas Instruments 功能描述:DIGITAL SIGNAL PROCESSORS
TMP320F2810PBKA 制造商:Texas Instruments 功能描述:
TMP320F2810PBKAEP 制造商:TI 制造商全稱:Texas Instruments 功能描述:Digital Signal Processors
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*