![](http://datasheet.mmic.net.cn/370000/TMP320F28044GGMQ_datasheet_16742546/TMP320F28044GGMQ_44.png)
www.ti.com
TMS320F28044
Digital Signal Processor
SPRS357B–AUGUST 2006–REVISED MAY 2007
signals are regrouped in the F28044. At reset, EPWMMODE bits in the GPAMCFG register configure the
sync signals to be compatible to the TMS320F2808 device. In F28044 mode, the ePWMMODE bits are
set to 11 to select the EPWMA signals on all 16 GPIOs (GPIO0-GPIO15). This mode selection also
reconfigures the EPWM1 SYNCOUT to be connected to four groups of EPWM modules and as
EPWMSYNCO signals on the pin:
Group 1: EPWM2, EPWM3, EPWM4
Group 2: EPWM5, EPWM6, EPWM7, EPWM8
Group 3: EPWM9, EPWM10, EPWM11, EPWM12
Group 4: EPWM13, EPWM14, EPWM15, EPWM16
See the
TMS320x28xx, 28xxx Enhanced Pulse Width Modulator (ePWM) User's Guide
(SPRU791) for
additional details.
Table 4-2
through
Table 4-5
show the complete ePWM register set per module.
Table 4-2. ePWM1-4 Control and Status Registers
SIZE (x16) /
#SHADOW
NAME
EPWM1
EPWM2
EPWM3
EPWM4
DESCRIPTION
TBCTL
0x6800
0x6840
0x6880
0x68C0
1 / 0
Time Base Control Register
TBSTS
0x6801
0x6841
0x6881
0x68C1
1 / 0
Time Base Status Register
TBPHSHR
0x6802
0x6842
0x6882
0x68C2
1 / 0
Time Base Phase HRPWM Register
TBPHS
0x6803
0x6843
0x6883
0x68C3
1 / 0
Time Base Phase Register
TBCTR
0x6804
0x6844
0x6884
0x68C4
1 / 0
Time Base Counter Register
TBPRD
0x6805
0x6845
0x6885
0x68C5
1 / 1
Time Base Period Register Set
CMPCTL
0x6807
0x6847
0x6887
0x68C7
1 / 0
Counter Compare Control Register
CMPAHR
0x6808
0x6848
0x6888
0x68C8
1 / 1
Time Base Compare A HRPWM Register
CMPA
0x6809
0x6849
0x6889
0x68C9
1 / 1
Counter Compare A Register Set
CMPB
0x680A
0x684A
0x688A
0x68CA
1 / 1
Counter Compare B Register Set
AQCTLA
0x680B
0x684B
0x688B
0x68CB
1 / 0
Action Qualifier Control Register For Output A
AQCTLB
0x680C
0x684C
0x688C
0x68CC
1 / 0
Action Qualifier Control Register For Output B
AQSFRC
0x680D
0x684D
0x688D
0x68CD
1 / 0
Action Qualifier Software Force Register
AQCSFRC
0x680E
0x684E
0x688E
0x68CE
1 / 1
Action Qualifier Continuous S/W Force Register Set
DBCTL
0x680F
0x684F
0x688F
0x68CF
1 / 1
Dead-Band Generator Control Register
DBRED
0x6810
0x6850
0x6890
0x68D0
1 / 0
Dead-Band Generator Rising Edge Delay Count Register
DBFED
0x6811
0x6851
0x6891
0x68D1
1 / 0
Dead-Band Generator Falling Edge Delay Count Register
TZSEL
0x6812
0x6852
0x6892
0x68D2
1 / 0
Trip Zone Select Register
(1)
TZCTL
0x6814
0x6854
0x6894
0x68D4
1 / 0
Trip Zone Control Register
(1)
TZEINT
0x6815
0x6855
0x6895
0x68D5
1 / 0
Trip Zone Enable Interrupt Register
(1)
TZFLG
0x6816
0x6856
0x6896
0x68D6
1 / 0
Trip Zone Flag Register
TZCLR
0x6817
0x6857
0x6897
0x68D7
1 / 0
Trip Zone Clear Register
(1)
TZFRC
0x6818
0x6858
0x6898
0x68D8
1 / 0
Trip Zone Force Register
(1)
ETSEL
0x6819
0x6859
0x6899
0x68D9
1 / 0
Event Trigger Selection Register
ETPS
0x681A
0x685A
0x689A
0x68DA
1 / 0
Event Trigger Prescale Register
ETFLG
0x681B
0x685B
0x689B
0x68DB
1 / 0
Event Trigger Flag Register
ETCLR
0x681C
0x685C
0x689C
0x68DC
1 / 0
Event Trigger Clear Register
ETFRC
0x681D
0x685D
0x689D
0x68DD
1 / 0
Event Trigger Force Register
PCCTL
0x681E
0x685E
0x689E
0x68DE
1 / 0
PWM Chopper Control Register
HRCNFG
0x6820
0x6860
0x68A0
0x68E0
1 / 0
HRPWM Configuration Register
(1)
(1)
Registers that are EALLOW protected.
44
Peripherals
Submit Documentation Feedback