- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄384019 > TMP320F28044GGMQ (Texas Instruments, Inc.) Digital Signal Processor PDF資料下載
參數(shù)資料
| 型號： | TMP320F28044GGMQ |
| 廠商： | Texas Instruments, Inc. |
| 元件分類： | 數(shù)字信號處理 |
| 英文描述： | Digital Signal Processor |
| 中文描述： | 數(shù)字信號處理器 |
| 文件頁數(shù)： | 101/107頁 |
| 文件大?。?/td> | 784K |
| 代理商： | TMP320F28044GGMQ |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁當前第101頁第102頁第103頁第104頁第105頁第106頁第107頁
www.ti.com
6.11.4 Simultaneous Sampling Mode (Dual-Channel) (SMODE = 1)
Analog Input on
Channel Ax
Analog Input on
Channel Bx
ADC Clock
Sample and Hold
SH Pulse
t
SH
t
dschA0_n
t
dschB0_n
t
dschB0_n+1
Sample n
Sample n+1
Sample n+2
t
dschA0_n+1
t
d(SH)
ADC Event Trigger from
ePWM or Other Sources
SMODE Bit
TMS320F28044
Digital Signal Processor
SPRS357B–AUGUST 2006–REVISED MAY 2007
In simultaneous mode, the ADC can continuously convert input signals on any one pair of channels
(A0/B0 to A7/B7). The ADC can start conversions on event triggers from the ePWM, software trigger, or
from an external ADCSOC signal. If the SMODE bit is 1, the ADC will do conversions on two selected
channels on every Sample/Hold pulse. The conversion time and latency of the result register update are
explained below. The ADC interrupt flags are set a few SYSCLKOUT cycles after the Result register
update. The selected channels will be sampled simultaneously at the falling edge of the Sample/Hold
pulse. The Sample/Hold pulse width can be programmed to be 1 ADC clock wide (minimum) or 16 ADC
clocks wide (maximum).
NOTE
In simultaneous mode, the ADCIN channel pair select has to be A0/B0, A1/B1, ..., A7/B7,
and not in other combinations (such as A1/B3, etc.).
Figure 6-23. Simultaneous Sampling Mode Timing
Table 6-34. Simultaneous Sampling Mode Timing
AT 25-MHz
ADC CLOCK,
t
c(ADCCLK)
= 40 ns
SAMPLE n
SAMPLE n + 1
REMARKS
t
d(SH)
Delay time from event trigger to
sampling
Sample/Hold width/Acquisition
Width
Delay time for first result to
appear in Result register
Delay time for first result to
appear in Result register
Delay time for successive results
to appear in Result register
Delay time for successive results
to appear in Result register
2.5t
c(ADCCLK)
t
SH
(1 + Acqps) *
t
c(ADCCLK)
4t
c(ADCCLK)
40 ns with Acqps = 0
Acqps value = 0-15
ADCTRL1[8:11]
t
d(schA0_n)
160 ns
t
d(schB0_n)
5t
c(ADCCLK)
200 ns
t
d(schA0_n+1)
(3 + Acqps) * t
c(ADCCLK)
120 ns
t
d(schB0_n+1)
(3 + Acqps) * t
c(ADCCLK)
120 ns
Submit Documentation Feedback
Electrical Specifications
101
相關PDF資料 |
PDF描述 |
|---|---|
| TMP320F28044GGMA | Digital Signal Processor |
| TMP320F28044GGMS | Digital Signal Processor |
| TMP320F28044PZA | Digital Signal Processor |
| TMP320F28044PZQ | Digital Signal Processor |
| TMP320F28044PZS | Digital Signal Processor |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| TMP320F28044GGMS | 制造商:TI 制造商全稱:Texas Instruments 功能描述:Digital Signal Processor |
| TMP320F28044PZA | 制造商:TI 制造商全稱:Texas Instruments 功能描述:Digital Signal Processor |
| TMP320F28044PZQ | 制造商:TI 制造商全稱:Texas Instruments 功能描述:Digital Signal Processor |
| TMP320F28044PZS | 制造商:TI 制造商全稱:Texas Instruments 功能描述:Digital Signal Processor |
| TMP320F28044ZGMA | 制造商:TI 制造商全稱:Texas Instruments 功能描述:Digital Signal Processor |
發(fā)布緊急采購，3分鐘左右您將得到回復。