- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄384010 > TLV5580DW (Texas Instruments, Inc.) 8-BIT, 80 MSPS LOW-POWER A/D CONVERTER PDF資料下載
參數(shù)資料
| 型號(hào)： | TLV5580DW |
| 廠(chǎng)商： | Texas Instruments, Inc. |
| 英文描述： | 8-BIT, 80 MSPS LOW-POWER A/D CONVERTER |
| 中文描述： | 8位，80 MSPS的低功耗A / D轉(zhuǎn)換器 |
| 文件頁(yè)數(shù)： | 7/34頁(yè) |
| 文件大?。?/td> | 531K |
| 代理商： | TLV5580DW |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)當(dāng)前第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)
TLV5580
8-BIT, 80 MSPS LOW-POWER A/D CONVERTER
SLAS205A – DECEMBER 1998 – REVISED JANUARY 1999
7
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
electrical characteristics over recommended operating conditions with f
CLK
= 80 MSPS and use
of external voltage references (unless otherwise noted)
dc accuracy
PARAMETER
TEST CONDITIONS
MIN
–2
TYP
±
1
±
1
±
0.6
MAX
UNIT
LSB
Integral nonlinearity (INL) best fit
Integral nonlinearity (INL), best-fit
Internal references (see Note 1)
TA = 25
°
C
TA = –40
°
C to 85
°
C
TA = –40
°
C to 85
°
C
2
–2.4
2.4
LSB
Differential nonlinearity (DNL)
Internal references (see Note 2),
–1
1.3
LSB
Zero error
Full scale error
AVDD= DVDD= 3 3 V DRVDD= 3 V
AVDD = DVDD = 3.3 V, DRVDD = 3 V
See Note 3
5
5
%FS
%FS
NOTES:
1. Integral nonlinearity refers to the deviation of each individual code from a line drawn from zero to full scale. The point used as zero
occurs 1/2 LSB before the first code transition. The full–scale point is defined as a level 1/2 LSB beyond the last code transition.
The deviation is measured from the center of each particular code to the true straight line between these two endpoints.
2. An ideal ADC exhibits code transitions that are exactly 1 LSB apart. DNL is the deviation from this ideal value. Therefore this measure
indicates how uniform the transfer function step sizes are. The ideal step size is defined here as the step size for the device under
test (i.e., (last transition level – first transition level)
÷
(2n – 2)). Using this definition for DNL separates the effects of gain and offset
error. A minimum DNL better than –1 LSB ensures no missing codes.
3. Zero error is defined as the difference in analog input voltage – between the ideal voltage and the actual voltage – that will switch
the ADC output from code 0 to code 1. The ideal voltage level is determined by adding the voltage corresponding to 1/2 LSB to the
bottom reference level. The voltage corresponding to 1 LSB is found from the difference of top and bottom references divided by
the number of ADC output levels (256).
Full-scale error is defined as the difference in analog input voltage – between the ideal voltage and the actual voltage – that will switch
the ADC output from code 254 to code 255. The ideal voltage level is determined by subtracting the voltage corresponding to 1.5
LSB from the top reference level. The voltage corresponding to 1 LSB is found from the difference of top and bottom references
divided by the number of ADC output levels (256).
analog input
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
UNIT
CI
Input capacitance
4
pF
reference input (AV
DD
= DV
DD
= DRV
DD
= 3.6 V)
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
UNIT
mA
Rref
Iref
Reference input resistance
200
Reference input current
5
reference outputs
PARAMETER
Reference top offset voltage
Reference bottom offset voltage
TEST CONDITIONS
MIN
2.07
1.09
TYP
MAX
2.21
1.21
UNIT
V
V
V(REFTO)
V(REFBO)
Absolute min/max values valid
and tested for AVDD = 3.3 V
2 + [(AVDD – 3)
÷
2]
1 + [(AVDD – 3)
÷
2]
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TLV5580PW | 8-BIT, 80 MSPS LOW-POWER A/D CONVERTER |
| TLV5592 | 2-BIT ANALOG-TO-DIGITAL CONVERTER FOR FLEX PAGER CHIPSET |
| TLV5592D | 2-BIT ANALOG-TO-DIGITAL CONVERTER FOR FLEX PAGER CHIPSET |
| TLV5604D | 2.7-V TO 5.5-V 10-BIT 3-mS QUADRUPLE DIGITAL-TO-ANALOG CONVERTERS WITH POWER DOWN |
| TLV5604PW | 2.7-V TO 5.5-V 10-BIT 3-mS QUADRUPLE DIGITAL-TO-ANALOG CONVERTERS WITH POWER DOWN |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TLV5580EVM | 制造商:Texas Instruments 功能描述:EVAL BD FOR TLV5580 8BIT 80 MSPS HIGH-SPEED A/D CNVRTR - Bulk |
| TLV5580IDW | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC _ RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類(lèi)型:Differential 信噪比:107 dB 接口類(lèi)型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| TLV5580IDWG4 | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 8Bit 80MSPS 1-Ch High Ch Band Lo-Pwr RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類(lèi)型:Differential 信噪比:107 dB 接口類(lèi)型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| TLV5580IDWR | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 8Bit 80MSPS 1-Ch High Ch Band Lo-Pwr RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類(lèi)型:Differential 信噪比:107 dB 接口類(lèi)型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| TLV5580IDWRG4 | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 8Bit 80MSPS 1-Ch High Ch Band Lo-Pwr RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類(lèi)型:Differential 信噪比:107 dB 接口類(lèi)型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。