- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄383957 > TLV320AIC23IGQER (Texas Instruments, Inc.) Stereo Audio CODEC, 8-to 96-kHz, With Integrated Headphone Amplifier PDF資料下載
參數(shù)資料
| 型號(hào)： | TLV320AIC23IGQER |
| 廠商： | Texas Instruments, Inc. |
| 元件分類： | Codec |
| 英文描述： | Stereo Audio CODEC, 8-to 96-kHz, With Integrated Headphone Amplifier |
| 中文描述： | 立體聲音頻編解碼器，8到96千赫，具有集成耳機(jī)放大器 |
| 文件頁數(shù)： | 11/44頁 |
| 文件大小： | 236K |
| 代理商： | TLV320AIC23IGQER |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁當(dāng)前第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁
1
–
5
1.5
Terminal Functions
TERMINAL
NAME
NO.
I/O
DESCRIPTION
GQE
5
PW
15
AGND
Analog supply return
AVDD
4
14
Analog supply input. Voltage level is 3.3 V nominal.
I2S serial-bit clock. In audio master mode, the AIC23 generates this signal and sends it to the DSP. In
audio slave mode, the signal is generated by the DSP.
BCLK
23
3
I/O
BVDD
21
1
Buffer supply input. Voltage range is from 2.7 V to 3.6 V.
CLKOUT
22
2
O
Clock output. This is a buffered version of the XTI input and is available in 1X or 1/2X frequencies of XTI.
Bit 07 in the sample rate control register controls frequency selection.
CS
12
21
I
Control port input latch/address select. For SPI control mode this input acts as the data latch control. For
2-wire control mode this input defines the seventh bit in the device address field. See Section 3.1 for
details.
I2S format serial data input to the sigma-delta stereo DAC
DIN
24
4
I
DGND
20
28
Digital supply return
I2S format serial data output from the sigma-delta stereo ADC
DOUT
27
6
O
DVDD
19
27
Digital supply input. Voltage range is 1.4 V to 3.6 V.
HPGND
32
11
Analog headphone amplifier supply return
HPVDD
29
8
Analog headphone amplifier supply input. Voltage level is 3.3 V nominal.
LHPOUT
30
9
O
Left stereo mixer-channel amplified headphone output. Nominal 0-dB output level is 1 VRMS. Gain of
–
73
dB to 6 dB is provided in 1-dB steps.
LLINEIN
11
20
I
Left stereo-line input channel. Nominal 0-dB input level is 1 VRMS. Gain of
–
34.5 dB to 12 dB is provided
in 1.5-dB steps.
LOUT
2
12
O
Left stereo mixer-channel line output. Nominal output level is 1.0 VRMS.
I2S DAC-word clock signal. In audio master mode, the AIC23 generates this framing signal and sends it
to the DSP. In audio slave mode, the signal is generated by the DSP.
I2S ADC-word clock signal. In audio master mode, the AIC23 generates this framing signal and sends it
to the DSP. In audio slave mode, the signal is generated by the DSP.
LRCIN
26
5
I/O
LRCOUT
28
7
I/O
MICBIAS
7
17
O
Buffered low-noise-voltage output suitable for electret-microphone-capsule biasing. Voltage level is 3/4
AVDD nominal.
MICIN
8
18
I
Buffered amplifier input suitable for use with electret-microphone capsules. Without external resistors a
default gain of 5 is provided. See Section 2.3.1.2 for details.
MODE
13
22
I
Serial-interface-mode input. See Section 3.1 for details.
NC
1, 9
17, 25
Not Used
—
No internal connection
RHPOUT
31
10
O
Right stereo mixer-channel amplified headphone output. Nominal 0-dB output level is 1 VRMS. Gain of
–
73 dB to 6 dB is provided in 1-dB steps.
RLINEIN
10
19
I
Right stereo-line input channel. Nominal 0-dB input level is 1 VRMS. Gain of
–
34.5 dB to 12 dB is provided
in 1.5-dB steps.
ROUT
3
13
O
Right stereo mixer-channel line output. Nominal output level is 1.0 VRMS.
Control-port serial-data clock. For SPI and 2-wire control modes this is the serial-clock input. See
Section 3.1 for details.
SCLK
15
24
I
SDIN
14
23
I
Control-port serial-data input. For SPI and 2-wire control modes this is the serial-data input and also is
used to select the control protocol after reset. See Section 3.1 for details.
VMID
6
16
I
Midrail voltage decoupling input. 10-
μ
F and 0.1-
μ
F capacitors should be connected in parallel to this
terminal for noise filtering. Voltage level is 1/2 AVDD nominal.
XTI/MCLK
16
25
I
Crystal or external-clock input. Used for derivation of all internal clocks on the AIC23.
XTO
18
26
O
Crystal output. Connect to external crystal for applications where the AIC23 is the audio timing master.
Not used in applications where external clock source is used.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TLV320AIC3106_0706 | LOW-POWER STEREO AUDIO CODEC FOR PORTABLE AUDIO/TELEPHONY |
| TLV320AIC3106IGQE | LOW-POWER STEREO AUDIO CODEC FOR PORTABLE AUDIO/TELEPHONY |
| TLV320AIC3106IGQER | LOW-POWER STEREO AUDIO CODEC FOR PORTABLE AUDIO/TELEPHONY |
| TLV341_07 | LOW-VOLTAGE RAIL-TO-RAIL OUTPUT CMOS OPERATIONAL AMPLIFLERS WITH SHUTDOWN |
| TLV431ACDBV | LOW-VOLTAGE ADJUSTABLE PRECISION SHUNT REGULATORS |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TLV320AIC23IPW | 功能描述:接口—CODEC LP Port Audio RoHS:否 制造商:Texas Instruments 類型: 分辨率: 轉(zhuǎn)換速率:48 kSPs 接口類型:I2C ADC 數(shù)量:2 DAC 數(shù)量:4 工作電源電壓:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:DSBGA-81 封裝:Reel |
| TLV320AIC23IPWG4 | 功能描述:接口—CODEC LP Port Audio RoHS:否 制造商:Texas Instruments 類型: 分辨率: 轉(zhuǎn)換速率:48 kSPs 接口類型:I2C ADC 數(shù)量:2 DAC 數(shù)量:4 工作電源電壓:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:DSBGA-81 封裝:Reel |
| TLV320AIC23IPWR | 功能描述:接口—CODEC Low-Power Portable Aud Converter RoHS:否 制造商:Texas Instruments 類型: 分辨率: 轉(zhuǎn)換速率:48 kSPs 接口類型:I2C ADC 數(shù)量:2 DAC 數(shù)量:4 工作電源電壓:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:DSBGA-81 封裝:Reel |
| TLV320AIC23IPWRG4 | 功能描述:接口—CODEC 256 x 18 3.3-V Synch FIFO Memory RoHS:否 制造商:Texas Instruments 類型: 分辨率: 轉(zhuǎn)換速率:48 kSPs 接口類型:I2C ADC 數(shù)量:2 DAC 數(shù)量:4 工作電源電壓:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:DSBGA-81 封裝:Reel |
| TLV320AIC23PW | 功能描述:接口—CODEC Low-Power Portable Aud Converter RoHS:否 制造商:Texas Instruments 類型: 分辨率: 轉(zhuǎn)換速率:48 kSPs 接口類型:I2C ADC 數(shù)量:2 DAC 數(shù)量:4 工作電源電壓:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:DSBGA-81 封裝:Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。