參數(shù)資料
型號： TL16C550CIPFB
廠商： Texas Instruments, Inc.
英文描述： ASYNCHRONOUS COMMUNICATIONS ELEMENT WITH AUTOFLOW CONTROL
中文描述： 異步通信與自動流速調(diào)節(jié)控制單元
文件頁數(shù)： 20/35頁
文件大小： 499K
代理商： TL16C550CIPFB
TL16C550B, TL16C550BI
ASYNCHRONOUS COMMUNICATIONS ELEMENT
SLLS136B – JANUARY 1994 – REVISED AUGUST 1996
20
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
PRINCIPLES OF OPERATION
Table 1. Register Selection
DLAB
A2
A1
A0
REGISTER
0
L
L
L
Receiver buffer (read), transmitter holding (write)
0
L
L
H
Interrupt enable register
X
L
H
L
Interrupt identification register (read only)
X
L
H
L
FIFO control register (write)
X
L
H
H
Line control register
X
H
L
L
Modem control register
X
H
L
H
Line status register
X
H
H
L
Modem status register
X
H
H
H
Scratch register
1
L
L
L
Divisor latch (LSB)
1
L
L
H
Divisor latch (MSB)
The divisor latch access bit (DLAB) is the most significant bit of the line control register. The DLAB signal
is controlled by writing to this bit location (see Table 3).
Table 2. ACE Reset Functions
REGISTER/SIGNAL
RESET
CONTROL
RESET STATE
Interrupt Enable Register
Master Reset
All bits cleared (bits 0–3 forced and bits 4–7 permanent)
Interrupt Identification Register
Master Reset
Bit 0 is set, bits 1–3 are cleared, and bits 4–7 are permanently
cleared
FIFO Control Register
Master Reset
All bits cleared
Line Control Register
Master Reset
All bits cleared
Modem Control Register
Master Reset
All bits cleared (5–7 permanent)
Line Status Register
Master Reset
Bits 5 and 6 are set, all other bits are cleared
Modem Status Register
Master Reset
Bits 0–3 are cleared, bits 4–7 are input signals
SOUT
Master Reset
High
INTRPT (receiver error flag)
Read LSR/MR
Low
INTRPT (received data available)
Read RBR/MR
Low
INTRPT (transmitter holding register empty)
Read IR/Write THR/MR
Low
INTRPT (modem status changes)
Read MSR/MR
Low
OUT2
Master Reset
High
RTS
Master Reset
High
DTR
Master Reset
High
OUT1
Master Reset
High
Scratch Register
Master Reset
No effect
Divisor Latch (LSB and MSB) Registers
Master Reset
No effect
Receiver Buffer Registers
Master Reset
No effect
Transmitter Holding Registers
Master Reset
No effect
RCVR FIFO
MR/FCR1–FCR0/
FCR0
All bits low
XMIT FIFO
MR/FCR2–FCR0/
FCR0
All bits low
相關(guān)PDF資料
PDF描述
TL16C552AMPN DUAL ASYNCHRONOUS COMMUNICATIONS ELEMENT WITH FIFO
TL16C552AHV DUAL ASYNCHRONOUS COMMUNICATIONS ELEMENT WITH FIFO
TL16C552AMFN DUAL ASYNCHRONOUS COMMUNICATIONS ELEMENT WITH FIFO
TL16C554AI ASYNCHRONOUS-COMMUNICATIONS ELEMENT
TL16C554I ASYNCHRONOUS COMMUNICATIONS ELEMENT
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TL16C550CIPT 功能描述:UART 接口集成電路 Sngl UART w/16-Byte FIFOs & Aut Flw Ctrl RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 數(shù)據(jù)速率:3 Mbps 電源電壓-最大:3.6 V 電源電壓-最小:2.7 V 電源電流:20 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LQFP-48 封裝:Reel
TL16C550CIPTG4 功能描述:UART 接口集成電路 Sngl UART w/16-Byte FIFOs & Aut Flw Ctrl RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 數(shù)據(jù)速率:3 Mbps 電源電壓-最大:3.6 V 電源電壓-最小:2.7 V 電源電流:20 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LQFP-48 封裝:Reel
TL16C550CIPTR 功能描述:UART 接口集成電路 Sngl UART w/16-Byte FIFOs & Aut Flw Ctrl RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 數(shù)據(jù)速率:3 Mbps 電源電壓-最大:3.6 V 電源電壓-最小:2.7 V 電源電流:20 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LQFP-48 封裝:Reel
TL16C550CIPTRG4 功能描述:UART 接口集成電路 Sngl UART w/16-Byte FIFOs & Aut Flw Ctrl RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 數(shù)據(jù)速率:3 Mbps 電源電壓-最大:3.6 V 電源電壓-最小:2.7 V 電源電流:20 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LQFP-48 封裝:Reel
TL16C550CN 功能描述:UART 接口集成電路 Sngl UART w/16-Byte FIFOs & Aut Flw Ctrl RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 數(shù)據(jù)速率:3 Mbps 電源電壓-最大:3.6 V 電源電壓-最小:2.7 V 電源電流:20 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LQFP-48 封裝:Reel
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*