- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄368631 > TDA938X (NXP Semiconductors N.V.) TV signal processor-Teletext decoder with embedded m-Controller PDF資料下載
參數(shù)資料
| 型號(hào)： | TDA938X |
| 廠商： | NXP Semiconductors N.V. |
| 英文描述： | TV signal processor-Teletext decoder with embedded m-Controller |
| 中文描述： | 電視信號(hào)處理器與嵌入式米圖文電視解碼器控制器 |
| 文件頁(yè)數(shù)： | 32/140頁(yè) |
| 文件大?。?/td> | 570K |
| 代理商： | TDA938X |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)當(dāng)前第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)
Philips Semiconductors
Preliminary specification
1999 Sep 28
32
TV signal processor-Teletext decoder with
embedded
μ
-Controller
TDA 935X/6X/8X series
WatchDog Timer
Pulse Width Modulators
To enter Idle mode the IDL bit in the PCON register must be set. The WatchDog timer must be disabled prior to
entering Idle to prevent the device being reset. Once in Idle mode, the XTAL oscillator continues to run, but the
internal clock to the CPU, Acquisition and Display are gated out. However, the clocks to the Memory Interface,
I2C, Timer/Counters, WatchDog Timer and Pulse Width Modulators are maintained. The CPU state is frozen
along with the status of all SFRs, internal RAM contents are maintained, as are the device output pin values.
Since the output values on RGB and VDS are maintained the teletext/OSD display must be disabled before
entering this mode.
There are three methods available to recover from Idle:-
Assertion of an enabled interrupt will cause the IDL bit to be cleared by hardware, thus terminating Idle
mode. The interrupt is serviced, and following the instruction RETI, the next instruction to be executed will
be the one after the instruction that put the device into Idle mode.
A second method of exiting Idle is via an Interrupt generated by the SAD DC Compare circuit. When
Painter is configured in this mode, detection of an analogue threshold at the input to the SAD may be
used to trigger wake-up of the device i.e. TV Front Panel Key-press. As above, the interrupt is serviced,
and following the instruction RETI, the next instruction to be executed will be the one following the
instruction that put the device into Idle. For further details of the SAD DC Compare mode refer to the
Software A/D description within the micro-controller section.
The third method of terminating Idle mode is with an external hardware reset. Since the oscillator is
running, the hardware reset need only be active for one machine cycle (12 clocks at 12MHz) to complete
the reset operation. Reset defines all SFRs and Display memory to a pre-defined state, but maintains all
other RAM values. Code execution commences with the Program Counter set to ’0000’.
P
OWER
D
OWN
M
ODE
In Power Down mode the XTAL oscillator is stopped. The contents of all SFR, and RAM is maintained, however
the Auxiliary/Display memory is not maintained. The port pins maintain the values defined by the SFR’s. Since
the output values on RGB and VDS are maintained the teletext/OSD display must be made inoperative before
entering Power Down mode.
The power down mode is activated by setting the PD bit in the PCON register. The WatchDog timer must be
disabled before entering Power down.
There are two methods of exiting power down. Since the clock is stopped, external interrupts needs to be set to
level sensitive, by changing the level of these interrupts the device can be taken out of power down.
The second method of terminating the power down mode is with an external hardware reset. Reset defines all
SFR’s and Display memory, but maintains all other RAM values.
I/O Facility
I/O
PORTS
The device has a number of micro-controller port I/O lines, each are individually addressable.
The I
2
C-bus ports (P1.6 and P1.7) can only be configured as Open-drain.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TDA9829T | Downconverter For DVB(下變頻器 （DVB應(yīng)用）) |
| TDAT04622 | TDAT SONET/SDH 155/622/2488 Mbits/s Data Interfaces |
| TDAT042G51A-3BLL1 | TDAT SONET/SDH 155/622/2488 Mbits/s Data Interfaces |
| TE13004D | Silicon NPN High Voltage Switching Transistor |
| TE13005D | Silicon NPN High Voltage Switching Transistor |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TDA9400 | 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:INTEGRATED CIRCUITS FOR TV AND RADIO RECEVERS |
| TDA9403 | 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:INTEGRATED CIRCUITS FOR TV AND RADIO RECEVERS |
| TDA9500 | 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:INTEGRATED CIRCUITS FOR TV AND RADIO RECEVERS |
| TDA9501 | 制造商:STMICROELECTRONICS 制造商全稱(chēng):STMicroelectronics 功能描述:AC COUPLING HIGH VOLTAGE VIDEO AMPLIFIER |
| TDA9503 | 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:INTEGRATED CIRCUITS FOR TV AND RADIO RECEVERS |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。