參數(shù)資料
型號(hào)： TDA6500
廠商： NXP Semiconductors N.V.
英文描述： 5 V mixer/oscillator and synthesizer for PAL and NTSC standards
中文描述： 5 V型混合機(jī)/振蕩器和合成器PAL和NTSC制式標(biāo)準(zhǔn)
文件頁(yè)數(shù)： 9/37頁(yè)
文件大小： 223K
代理商： TDA6500
9397 750 15057
Koninklijke Philips Electronics N.V. 2005. All rights reserved.
Product data sheet
Rev. 02 — 14 June 2005
9 of 37
Philips Semiconductors
TDA6500; TDA6501
5 V mixer/oscillator and synthesizer for PAL and NTSC standards
7.2.2
Read mode
Data can be read from the device by setting the R/W bit to logic 1. The data read format is
shown in
Table 11
. After the slave address has been recognized, the device generates an
acknowledge pulse and the first data byte (status byte) is transferred on the SDA line with
the MSB first. Data is valid on the SDA line during a HIGH-level of the SCL clock signal.
A second data byte can be read from the device if the microcontroller generates an
acknowledge on the SDA line (master acknowledge). End of transmission will occur if no
master acknowledge occurs. The device will then release the data line to allow the
microcontroller to generate a STOP condition.
The POR flag is set to logic 1 at power-on. The flag is reset when an end-of-data is
detected by the device (end of a read sequence).
Control of the loop is made possible with the in-lock flag (FL) which indicates when the
loop is locked (FL = 1).
The internal AGC status is available from the AGC bit. AGC = 1 indicates when the
selected take-over point is reached.
A built-in ADC is available on the P6/ADC pin. The ADC can be used to apply AFC
information to the microcontroller from the IF section of the tuner. The relationship
between the voltage applied to the ADC input and the A2, A1 and A0 bits is given in
Table 13
.
[1]
MSB is transmitted first.
Table 11:
Name
Read data format
Byte
Bit
MSB
[1]
1
POR
Ack
LSB
R/W = 1 A
A0
Address byte
Status byte
ADB
SB
1
FL
0
1
0
1
0
AGC
MA1
A2
MA0
A1
-
Table 12:
Symbol
A
MA1 and MA0
R/W
POR
Description of bits shown in
Table 11
Description
acknowledge
programmable address bits; see
Table 7
logic 1 for read mode
power-on reset flag
POR = 0, normal operation
POR = 1, power-on state
in-lock flag
FL = 0, not locked
FL = 1, the PLL is locked
internal AGC flag
AGC = 0, internal AGC not active
AGC = 1, internal AGC is active; level below 3 V
A2, A1 and A0
digital output of the 5-level ADC; see
Table 13
FL
AGC
相關(guān)PDF資料
PDF描述
TDA6500TT 5 V mixer/oscillator and synthesizer for PAL and NTSC standards
TDA8391 One-chip PAL decoder and RGB matrix
TDA8451A P2CCD DELAY LINE AND MATRIX
TDA8452A P2CCD FILTER COMBINATION FOR COLOUR DECODERS
TDA8453A P2CCD FILTER COMBINATION FOR CVBS AND S-VHS
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TDA6500TT 制造商:PHILIPS 制造商全稱(chēng):NXP Semiconductors 功能描述:5 V mixer/oscillator and synthesizer for PAL and NTSC standards
TDA6500TT/C4,118 功能描述:IC MIXER/OSC SYNTH 32TSSOP RoHS:是 類(lèi)別:集成電路 (IC) >> 線性 - 視頻處理 系列:- 產(chǎn)品變化通告:Product Discontinuation 07/Mar/2011 標(biāo)準(zhǔn)包裝:3,000 系列:OMNITUNE™ 類(lèi)型:調(diào)諧器 應(yīng)用:移動(dòng)電話，手機(jī)，視頻顯示器 安裝類(lèi)型:表面貼裝 封裝/外殼:65-WFBGA 供應(yīng)商設(shè)備封裝:PG-WFSGA-65 包裝:帶卷 (TR) 其它名稱(chēng):SP000365064
TDA6501 制造商:PHILIPS 制造商全稱(chēng):NXP Semiconductors 功能描述:5 V mixer/oscillator and synthesizer for PAL and NTSC standards
TDA6501TT 制造商:PHILIPS 制造商全稱(chēng):NXP Semiconductors 功能描述:5 V mixer/oscillator and synthesizer for PAL and NTSC standards
TDA6502 制造商:PHILIPS 制造商全稱(chēng):NXP Semiconductors 功能描述:5 V mixers/oscillators and synthesizers for cable TV and VCR 2-band tuners
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*