4
ClockWorks
SY89429A
Micrel
in 50
. The positive reference for the output driver is provided by
a dedicated power pin (V
CC_OUT
) to reduce noise and provide
application flexibility.
The configuration logic has two sections: serial and parallel.
The parallel interface uses the values at the M[8:0] and N[1:0]
inputs to configure the internal counters. Normally upon system
reset, the P_
LOAD
input is held LOW until sometime after
power becomes valid. With S_
LOAD
held LOW, on the LOW-
to-HIGH transition of P_
LOAD
, the parallel inputs are captured.
The parallel interface has priority over the serial interface.
Internal pull-up resistors are provided on the M[8:0] and N[1:0]
inputs to reduce component count.
The serial interface logic is implemented with a 14-bit shift
register scheme. The register shifts once per rising edge of the
S_
CLOCK
input. The serial input S_
DATA
must meet set-up and
hold timing as specified in the AC parameters section of this data
sheet. With P_
LOAD
held HIGH, the configuration latches will
capture the value in the shift register on the HIGH-to-LOW edge
of the S_
LOAD
input. See the programming section for more
information.
The TEST output reflects various internal node values and is
controlled by the T[2:0] bits in the serial data stream. See the
programming section for more information.
Symbol
Parameter
Value
Unit
V
CC
Power Supply Voltage
–
0.5 to +7.0
V
V
I
Input Voltage
–
0.5 to +7.0
V
I
OUT
Output Source
Continuous
Surge
50
100
mA
T
store
Storage Temperature
–
65 to +150
°
C
°
C
T
A
Operating Temperature
–
0 to +75
WITH 16MHZ INPUT
ABSOLUTE MAXIMUM RATINGS
(1)
NOTE:
1. Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. This is a stress rating only and functional operation is not implied at
conditions other than those detailed in the operational sections of this data sheet. Exposure to ABSOLUTE MAXIMUM RATlNG conditions for extended periods may
affect device reliability.
The internal oscillator uses the external quartz crystal as the
basis of its frequency reference. The output of the reference
oscillator is divided by eight before being sent to the phase
detector. With a 16MHz crystal, this provides a reference frequency
of 2MHz.
The VCO within the PLL operates over a range of 400
–
800MHz. Its output is scaled by a divider that is configured by
either the serial or parallel interfaces. The output of this loop
divider is also applied to the phase detector.
The phase detector and loop filter force the VCO output
frequency to be M times the reference frequency by adjusting the
VCO control voltage. Note that for some values of M (either too
high or too low) the PLL will not achieve loop lock. External loop
filter components are utilized to allow for optimal phase jitter
performance.
The output of the VCO is also passed through an output
divider before being sent to the PECL output driver. The output
divider is configured through either the serial or the parallel
interfaces and can provide one of four divider ratios (2, 4, 8 or 16).
This divider extends the performance of the part while providing
a 50% duty cycle.
The output driver is driven differentially from the output divider
and is capable of driving a pair of transmission lines terminated
FUNCTIONAL DESCRIPTION
VCO Frequency
(MHz)
400
402
404
406
794
796
798
800
256
M8
0
0
0
0
1
1
1
1
128
M7
1
1
1
1
1
1
1
1
64
M6
1
1
1
1
0
0
0
0
32
M5
0
0
0
0
0
0
0
0
16
M4
0
0
0
0
0
0
0
1
8
4
2
1
M Count
200
201
202
203
397
398
399
400
M3
1
1
1
1
1
1
1
0
M2
0
0
0
0
1
1
1
0
M1
0
0
1
1
0
1
1
0
M0
0
1
0
1
1
0
1
0