- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄383853 > SY100EL91LZCTR (MICREL INC) 3.3V TRIPLE LVPECL-to-ECL OR LVPECL-to-LVECL TRANSLATOR PDF資料下載
參數(shù)資料
| 型號(hào)： | SY100EL91LZCTR |
| 廠商： | MICREL INC |
| 元件分類： | 通用總線功能 |
| 英文描述： | 3.3V TRIPLE LVPECL-to-ECL OR LVPECL-to-LVECL TRANSLATOR |
| 中文描述： | TRIPLE PECL TO ECL TRANSLATOR, COMPLEMENTARY OUTPUT, PDSO20 |
| 封裝： | 0.300 INCH, SOIC-20 |
| 文件頁數(shù)： | 1/5頁 |
| 文件大?。?/td> | 93K |
| 代理商： | SY100EL91LZCTR |
DESCRIPTION
I
3.3V power supply
I
620ps propagation delay
I
Fully differential design
I
Supports low voltage operation
I
Available in 20-pin SOIC package
The SY100EL91L is a triple LVPECL-to-ECL or
LVPECL-to-LVECL translator.
A V
BB
output is provided for interfacing with single
ended PECL signals at the input. If a single ended input
is to be used, the V
BB
output should be connected to the
D input. The active signal would then drive the D input.
When used, the V
BB
output should be bypassed to ground
via a 0.01
μ
F capacitor. The V
BB
output is designed to act
as the switching reference for the EL91L under single
ended input switching conditions. As a result this pin can
only source/sink up to 0.5mA of current.
To accomplish the level translation the EL91L requires
three power rails. The V
CC
supply should be connected
to the positive supply, and the V
EE
pin should be
connected to the negative power supply. The GND pins
as expected are connected to the system ground plane.
Both V
EE
and V
CC
should be bypassed to ground via
0.01
μ
F capacitors.
Under open input conditions, the D input will be biased
at V
CC
/2 and the D input will be pulled to GND. This
condition will force the Q output to a LOW, ensuring
stability.
FEATURES
3.3V TRIPLE LVPECL-to-ECL
OR LVPECL-to-LVECL
TRANSLATOR
PIN CONFIGURATION/BLOCK DIAGRAM
SOIC
TOP VIEW
Pin
Function
Dn
PECL Inputs
Q
n
ECL Outputs
PECL_V
BB
PECL Reference Voltage Output
SY100EL91L
Rev.: F
Issue Date: November, 1999
Amendment: /2
PIN NAMES
V
CC
GND
GND
V
CC
V
CC
PECL_V
BB
D
2
D
1
D
0
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
PECL_V
BB
D
2
V
EE
Q
0
Q
0
Q
1
Q
2
Q
1
Q
2
E
P
D
1
D
0
E
P
E
P
Function
Vcc
V
EE
LVPECL-to-ECL
3.3V
–5.0V
LVPECL-to-LVECL
3.3V
–3.3V
FUNCTION TABLE
1
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SY100EL91L | THERMAL UNIT |
| SY100EL91LZC | 3.3V TRIPLE LVPECL-to-ECL OR LVPECL-to-LVECL TRANSLATOR |
| SY100EL91ZITR | 3.3V TRIPLE LVPECL-to-ECL OR LVPECL-to-LVECL TRANSLATOR |
| SY100EL91ZC | 3.3V TRIPLE LVPECL-to-ECL OR LVPECL-to-LVECL TRANSLATOR |
| SY100EL91ZCTR | 3.3V TRIPLE LVPECL-to-ECL OR LVPECL-to-LVECL TRANSLATOR |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SY100EL91LZG | 功能描述:轉(zhuǎn)換 - 電壓電平 3.3V Triple LVPECL-to-ECL Translators (I Temp, Green) RoHS:否 制造商:Micrel 類型:CML/LVDS/LVPECL to LVCMOS/LVTTL 傳播延遲時(shí)間:1.9 ns 電源電流:14 mA 電源電壓-最大:3.6 V 電源電壓-最小:3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:MLF-8 |
| SY100EL91LZG TR | 功能描述:轉(zhuǎn)換 - 電壓電平 3.3V Triple LVPECL-to-ECL Translators (I Temp, Green) RoHS:否 制造商:Micrel 類型:CML/LVDS/LVPECL to LVCMOS/LVTTL 傳播延遲時(shí)間:1.9 ns 電源電流:14 mA 電源電壓-最大:3.6 V 電源電壓-最小:3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:MLF-8 |
| SY100EL91LZI | 功能描述:IC TRANSLATOR TRIPLE 20-SOIC RoHS:否 類別:集成電路 (IC) >> 邏輯 - 變換器 系列:100EL 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:100 系列:- 邏輯功能:變換器，雙向 位數(shù):2 輸入類型:CMOS 輸出類型:CMOS 數(shù)據(jù)速率:16Mbps 通道數(shù):2 輸出/通道數(shù)目:1 差分 - 輸入:輸出:無/無 傳輸延遲（最大）:15ns 電源電壓:1.65 V ~ 5.5 V 工作溫度:-40°C ~ 85°C 封裝/外殼:10-UFQFN 供應(yīng)商設(shè)備封裝:10-UTQFN（1.4x1.8） 包裝:管件 |
| SY100EL91LZI TR | 功能描述:IC TRANSLATOR TRIPLE 20-SOIC RoHS:否 類別:集成電路 (IC) >> 邏輯 - 變換器 系列:100EL 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:100 系列:- 邏輯功能:變換器，雙向 位數(shù):2 輸入類型:CMOS 輸出類型:CMOS 數(shù)據(jù)速率:16Mbps 通道數(shù):2 輸出/通道數(shù)目:1 差分 - 輸入:輸出:無/無 傳輸延遲（最大）:15ns 電源電壓:1.65 V ~ 5.5 V 工作溫度:-40°C ~ 85°C 封裝/外殼:10-UFQFN 供應(yīng)商設(shè)備封裝:10-UTQFN（1.4x1.8） 包裝:管件 |
| SY100EL91ZC | 功能描述:IC TRANSLATOR TRIPLE 20-SOIC RoHS:否 類別:集成電路 (IC) >> 邏輯 - 變換器 系列:100EL 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:100 系列:- 邏輯功能:變換器，雙向 位數(shù):2 輸入類型:CMOS 輸出類型:CMOS 數(shù)據(jù)速率:16Mbps 通道數(shù):2 輸出/通道數(shù)目:1 差分 - 輸入:輸出:無/無 傳輸延遲（最大）:15ns 電源電壓:1.65 V ~ 5.5 V 工作溫度:-40°C ~ 85°C 封裝/外殼:10-UFQFN 供應(yīng)商設(shè)備封裝:10-UTQFN（1.4x1.8） 包裝:管件 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。