參數(shù)資料
型號(hào)： STM32F103T6U6AXX
廠商： STMICROELECTRONICS
元件分類： 微控制器/微處理器
英文描述： 32-BIT, FLASH, 72 MHz, RISC MICROCONTROLLER, PQCC36
封裝： 6 X 6 MM, 0.50 MM PITCH, ROHS COMPLIANT, VFQFPN-36
文件頁(yè)數(shù)： 53/83頁(yè)
文件大?。?/td> 998K
代理商： STM32F103T6U6AXX
STM32F103x6, STM32F103x8, STM32F103xB
Electrical characteristics
5.3.15
Communications interfaces
I
2C interface characteristics
Unless otherwise specified, the parameters given in Table 39 are derived from tests
performed under ambient temperature, fPCLK1 frequency and VDD supply voltage conditions
summarized in Table 8.
The STM32F103xx performance line I
2C interface meets the requirements of the standard
I
2C communication protocol with the following restrictions: the I/O pins SDA and SCL are
mapped to are not “true” open-drain. When configured as open-drain, the PMOS connected
between the I/O pin and VDD is disabled, but is still present.
The I
2C characteristics are described in Table 39. Refer also to Section 5.3.12: I/O port
characteristics for more details on the input/output alternate function characteristics (SDA
and SCL).
Table 39.
I2C characteristics
Symbol
Parameter
Standard mode I2C(1)
1.
Values based on standard I2C protocol requirement, not tested in production.
Fast mode I2C(1)(2)
2.
fPCLK1 must be higher than 2 MHz to achieve the maximum standard mode I
2C frequency. It must be
higher than 4 MHz to achieve the maximum fast mode I2C frequency.
Unit
Min
Max
Min
Max
tw(SCLL)
SCL clock low time
4.7
1.3
s
tw(SCLH)
SCL clock high time
4.0
0.6
tsu(SDA)
SDA setup time
250
100
ns
th(SDA)
SDA data hold time
0(3)
3.
The maximum hold time of the Start condition has only to be met if the interface does not stretch the low
period of SCL signal.
0(4)
4.
The device must internally provide a hold time of at least 300ns for the SDA signal in order to bridge the
undefined region of the falling edge of SCL.
tr(SDA)
tr(SCL)
SDA and SCL rise time
1000
20 + 0.1Cb
300
tf(SDA)
tf(SCL)
SDA and SCL fall time
300
20 + 0.1Cb
300
th(STA)
Start condition hold time
4.0
0.6
s
tsu(STA)
Repeated Start condition
setup time
4.7
0.6
tsu(STO)
Stop condition setup time
4.0
0.6
μs
tw(STO:STA)
Stop to Start condition time
(bus free)
4.7
1.3
μs
Cb
Capacitive load for each bus
line
400
pF
相關(guān)PDF資料
PDF描述
STM32W108CBU62 SPECIALTY MICROPROCESSOR CIRCUIT, QCC48
STM8L162R8T3 8-BIT, FLASH, 16 MHz, RISC MICROCONTROLLER, PQFP64
STM8L162R8T6 8-BIT, FLASH, 16 MHz, RISC MICROCONTROLLER, PQFP64
STMPE2401TBR 24 I/O, PIA-GENERAL PURPOSE, PBGA36
STMPE801MTR 8 I/O, PIA-GENERAL PURPOSE, PDSO16
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
STM32F103T6U6AXXX 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:Low-density performance line, ARM-based 32-bit MCU with 16 or 32 KB Flash, USB, CAN, 6 timers, 2 ADCs, 6 communication interfaces
STM32F103T6U6TR 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:Low-density performance line, ARM-based 32-bit MCU with 16 or 32 KB Flash, USB, CAN, 6 timers, 2 ADCs, 6 communication interfaces
STM32F103T6U6XXX 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:Low-density performance line, ARM-based 32-bit MCU with 16 or 32 KB Flash, USB, CAN, 6 timers, 2 ADCs, 6 communication interfaces
STM32F103T6U7A 功能描述:ARM微控制器 - MCU 32BIT Cortex M3 L/D Performance LINE RoHS:否 制造商:STMicroelectronics 核心:ARM Cortex M4F 處理器系列:STM32F373xx 數(shù)據(jù)總線寬度:32 bit 最大時(shí)鐘頻率:72 MHz 程序存儲(chǔ)器大小:256 KB 數(shù)據(jù) RAM 大小:32 KB 片上 ADC:Yes 工作電源電壓:1.65 V to 3.6 V, 2 V to 3.6 V, 2.2 V to 3.6 V 工作溫度范圍:- 40 C to + 85 C 封裝 / 箱體:LQFP-48 安裝風(fēng)格:SMD/SMT
STM32F103T6U7ATR 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:Low-density performance line, ARM-based 32-bit MCU with 16 or 32 KB Flash, USB, CAN, 6 timers, 2 ADCs, 6 communication interfaces
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*