參數(shù)資料
型號(hào)： ST92E195
英文描述： 48-96 KBYTE ROM HCMOS MCU WITH ON-SCREEN DISPLAY AND TELETEXT DATA SLICER
中文描述： 48-96字節(jié)ROM HCMOS微控制器對(duì)顯示屏和圖文電視數(shù)據(jù)限幅器
文件頁(yè)數(shù)： 194/249頁(yè)
文件大?。?/td> 2938K
代理商： ST92E195
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)第159頁(yè)第160頁(yè)第161頁(yè)第162頁(yè)第163頁(yè)第164頁(yè)第165頁(yè)第166頁(yè)第167頁(yè)第168頁(yè)第169頁(yè)第170頁(yè)第171頁(yè)第172頁(yè)第173頁(yè)第174頁(yè)第175頁(yè)第176頁(yè)第177頁(yè)第178頁(yè)第179頁(yè)第180頁(yè)第181頁(yè)第182頁(yè)第183頁(yè)第184頁(yè)第185頁(yè)第186頁(yè)第187頁(yè)第188頁(yè)第189頁(yè)第190頁(yè)第191頁(yè)第192頁(yè)第193頁(yè)當(dāng)前第194頁(yè)第195頁(yè)第196頁(yè)第197頁(yè)第198頁(yè)第199頁(yè)第200頁(yè)第201頁(yè)第202頁(yè)第203頁(yè)第204頁(yè)第205頁(yè)第206頁(yè)第207頁(yè)第208頁(yè)第209頁(yè)第210頁(yè)第211頁(yè)第212頁(yè)第213頁(yè)第214頁(yè)第215頁(yè)第216頁(yè)第217頁(yè)第218頁(yè)第219頁(yè)第220頁(yè)第221頁(yè)第222頁(yè)第223頁(yè)第224頁(yè)第225頁(yè)第226頁(yè)第227頁(yè)第228頁(yè)第229頁(yè)第230頁(yè)第231頁(yè)第232頁(yè)第233頁(yè)第234頁(yè)第235頁(yè)第236頁(yè)第237頁(yè)第238頁(yè)第239頁(yè)第240頁(yè)第241頁(yè)第242頁(yè)第243頁(yè)第244頁(yè)第245頁(yè)第246頁(yè)第247頁(yè)第248頁(yè)第249頁(yè)
194/249
ST92195 ST92T195 ST92E195 - TWO-CHANNEL I
2
C BUS INTERFACE (I2C)
I
2
C BUS INTERFACE
(Cont’d)
Bit 6 =
ARB_LOST
Arbitration LOST detection bit
This bit indicates if an arbitration lost occurred on
the bus.
0: No arbitration lost occurred
1: An arbitration lost occurred. The bit is set when
the interface operating as a master loses arbi-
tration to another master on the bus.
If a loss of arbitration occurs during the address
byte and if the interface has been addressed by
the winning master (ACT_SLV=1), then the
ARB_LOST flag is cleared by any “data load”
operation into I2CDR.
In all other cases it is up to the user to return
the interface into the status of an inactive slave
via either a CLEAR operation, a “Return To In-
active State” operation or a STOP request.
If a loss of arbitration occurs, an interrupt is
generated: when occurring during the address
byte, the interrupt is generated at the end of the
acknowledge bit; when occurring during a data
byte, the interrupt is generated immediately.
Note
: the ERROR bit has higher priority than the
ARB_LOST bit (i.e. when ERROR=1, the value of
ARB_LOST has to be ignored).
Bit 5 =
READ
Read/write status bit
This flag represents the state of the read/write bit
of the address byte. It is updated either for a mas-
ter or an active slave after the end of the address
byte. It is cleared, when the interface returns to the
inactive slave status (i.e. after the normal comple-
tion of a transaction, when exiting from any error
state, ...).
0: Write operation
1: Read operation
Bit 4 =
FIRST
transmission status bit
This bit indicates if the byte transmitted on the bus
is an address byte or a data byte.
0: The byte is a data byte
1: The byte is the address part of an I
2
C bus trans-
action.
Note
: the FIRST bit is automatically cleared at the
end of the interrupt, after the address, and when
the interface returns into inactive slave state.
Bit 3 =
GEN_CALL
General CALL status bit
This bit indicates if a general call has been detect-
ed on the bus.
This bit is updated only if GENC_ACK=0 (see
I2CCTR register for more details)
0: No general call detected, or GENC_ACK=1.
1: The general call address 00h has been recog-
nized by the slave.
Note
: This bit is cleared by hardware when the in-
terface returns to the inactive slave status.
Bit 2 =
ACK_BIT
Acknowledge BIT
This bit reflects the logic level of the acknowledge
bit detected at the end of the last byte (either ad-
dress or data) transmitted on the I
2
C bus. It re-
mains valid until the interface exits from the inter-
rupt state.
0: Acknowledge detected
1: No acknowledge detected
Bit 1 =
ACT_SLV
Active Slave status bit
This bit indicates the slave status of the interface.
0: The interface is not working in slave mode. It
may be inactive or in master mode (see the
ACTIVE bit for more details).
1: The address assigned to the interface has been
received on the bus and has been acknowl-
edged by the interface (SEND_ACK=0).
Note
: This bit is cleared when the interface returns
into inactive slave state.
Bit 0 =
ACTIVE
Interface Activity status bit
This bit indicates if the interface is active or not.
0: The I
2
C interface is inactive
1: The Interface is active. The bit is set throughout
the interval between a start condition and the
first stop condition that follows on the I
2
C bus.
Note
: It is reset by the CLEAR bit.
相關(guān)PDF資料
PDF描述
ST92F120JV1 8/16-BIT FLASH MCU FAMILY WITH RAM. EEPROM AND J1850 BLPD
ST92F120JV9 8/16-BIT FLASH MCU FAMILY WITH RAM. EEPROM AND J1850 BLPD
ST92F120V1 8/16-BIT FLASH MCU FAMILY WITH RAM. EEPROM AND J1850 BLPD
ST92F150JD ST9 - 8/16-BIT SINGLE VOLTAGE FLASH MCU FAMILY WITH RAM. E3 TM (EMULATED EEPROM). CAN 2.0B AND J1850 BLPD
ST92F150JV1 Microcontroller
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ST92F120-EPB/US 功能描述:可擦除可編程ROM ST9 可擦除可編程ROM PROG RoHS:否 制造商:Maxim Integrated 類(lèi)型: 存儲(chǔ)容量:1024 bit 組織:1 K x 1 接口類(lèi)型: 工作電流:5 uA 編程電壓: 工作電源電壓:2.8 V to 6 V 最大工作溫度:+ 85 C 安裝風(fēng)格:Through Hole 封裝 / 箱體:TO-92
ST92F120V1Q7 功能描述:8位微控制器 -MCU Flash 128K SPI/I2C RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時(shí)鐘頻率:50 MHz 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT
ST92F120V9Q7 功能描述:8位微控制器 -MCU RO 511-ST92F150CV1QB RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時(shí)鐘頻率:50 MHz 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT
ST92F124R9TB 功能描述:8位微控制器 -MCU Flash 64K SCI/SPI/I2 RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時(shí)鐘頻率:50 MHz 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT
ST92F124V1QB 功能描述:8位微控制器 -MCU Flash 128K 2SCI/SPI RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時(shí)鐘頻率:50 MHz 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*