參數(shù)資料
型號: ST7LITE19F1M6
英文描述: ST7LITE1 - 8-BIT MCU WITH SINGLE VOLTAGE FLASH MEMORY.DATA EEPROM. ADC. 4 TIMERS. SPI
中文描述: ST7LITE1 - 8單電壓閃存EEPROM的MEMORY.DATA位MCU。 ADC的。 4定時(shí)器。的SPI
文件頁數(shù): 50/122頁
文件大?。?/td> 1716K
代理商: ST7LITE19F1M6
ST7LITE0, ST7SUPERLITE
50/122
1
LITE TIMER
(Cont’d)
11.1.6 Register Description
LITE TIMER CONTROL/STATUS REGISTER
(LTCSR)
Read / Write
Reset Value: 0x00 0000 (x0h)
Bit 7 =
ICIE
Interrupt Enable.
This bit is set and cleared by software.
0: Input Capture (IC) interrupt disabled
1: Input Capture (IC) interrupt enabled
Bit 6 =
ICF
Input Capture Flag.
This bit is set by hardware and cleared by software
by reading the LTICR register. Writing to this bit
does not change the bit value.
0: No input capture
1: An input capture has occurred
Note:
After an MCU reset, software must initialise
the ICF bit by reading the LTICR register
Bit 5 =
TB
Timebase period selection.
This bit is set and cleared by software.
0: Timebase period = t
OSC
* 8000 (1ms @ 8 MHz)
1: Timebase period = t
OSC
* 16000 (2ms @ 8
MHz)
Bit 4 =
TBIE
Timebase Interrupt enable
.
This bit is set and cleared by software.
0: Timebase (TB) interrupt disabled
1: Timebase (TB) interrupt enabled
Bit 3 =
TBF
Timebase
Interrupt Flag
.
This bit is set by hardware and cleared by software
reading the LTCSR register. Writing to this bit has
no effect.
0: No counter overflow
1: A counter overflow has occurred
Bit 2 =
WDGRF
Force Reset/ Reset Status Flag
This bit is used in two ways: it is set by software to
force a watchdog reset. It is set by hardware when
a watchdog reset occurs and cleared by hardware
or by software. It is cleared by hardware only when
an LVD reset occurs. It can be cleared by software
after a read access to the LTCSR register.
0: No watchdog reset occurred.
1: Force a watchdog reset (write), or, a watchdog
reset occurred (read).
Bit 1 =
WDGE
Watchdog Enable
This bit is set and cleared by software.
0: Watchdog disabled
1: Watchdog enabled
Bit 0 =
WDGD
Watchdog Reset Delay
This bit is set by software. It is cleared by hard-
ware at the end of each t
WDG
period.
0: Watchdog reset not delayed
1: Watchdog reset delayed
LITE TIMER INPUT CAPTURE REGISTER
(LTICR)
Read only
Reset Value: 0000 0000 (00h)
Bit 7:0 =
ICR[7:0]
Input Capture Value
These bits are read by software and cleared by
hardware after a reset. If the ICF bit in the LTCSR
is cleared, the value of the 8-bit up-counter will be
captured when a rising or falling edge occurs on
the LTIC pin.
Table 13. Lite Timer Register Map and Reset Values
7
0
ICIE
ICF
TB
TBIE
TBF
WDGR WDGE WDGD
7
0
ICR7
ICR6
ICR5
ICR4
ICR3
ICR2
ICR1
ICR0
Address
(Hex.)
Register
Label
7
6
5
4
3
2
1
0
0B
LTCSR
Reset Value
ICIE
0
ICF
x
TB
0
TBIE
0
TBF
0
WDGRF
0
WDGE
0
WDGD
0
0C
LTICR
Reset Value
ICR7
0
ICR6
0
ICR5
0
ICR4
0
ICR3
0
ICR2
0
ICR1
0
ICR0
0
相關(guān)PDF資料
PDF描述
ST890B 1.2 CURRENT LIMITED HIGH SIDE WITH THERMAL SHUTDOWN
ST890C 1.2 CURRENT LIMITED HIGH SIDE WITH THERMAL SHUTDOWN
ST890 1.2A CURRENT LIMITED HIGH SIDE WITH THERMAL SHUTDOWN
ST8LR2 PHOTOTRANSISTOR | NPN | 800NM PEAK WAVELENGTH | 20M | LED-2B
ST92R195C ROMLESS HCMOS MCU WITH ON-SCREEN-DISPLAY AND TELETEXT DATA SLICER
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ST7LITE1XB 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:8-BIT MCU WITH SINGLE VOLTAGE FLASH MEMORY, DATA EEPROM, ADC, 5 TIMERS, SPI
ST7LITE1XB_08 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:8-BIT MCU WITH SINGLE VOLTAGE FLASH MEMORY, DATA EEPROM, ADC, 5 TIMERS, SPI
ST7LITE2 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:8-BIT MICROCONTROLLER WITH SINGLE VOLTAGE FLASH MEMORY, DATA EEPROM, ADC, TIMERS, SPI
ST7LITE2_06 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:8-BIT MICROCONTROLLER WITH SINGLE VOLTAGE FLASH MEMORY, DATA EEPROM, ADC, TIMERS, SPI
ST7LITE20 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:8-BIT MCU WITH SINGLE VOLTAGE FLASH MEMORY, DATA EEPROM, ADC, TIMERS, SPI