參數資料
型號: ST7LITE09Y0B6
英文描述: FUSE, FORK LIFT TRUCK, 200A; Current, fuse rating:200A; Voltage rating, DC:80V; Approval category:DIN 43560/1; Depth, external:20mm; Height:1mm; Length / Height, external:0.5mm; Width, external:82mm RoHS Compliant: Yes
中文描述: ST7LITE0。 ST7SUPERLITE - 8位微控制器單電壓閃存。數據EEPROM。 ADC的。定時器。的SPI
文件頁數: 65/122頁
文件大小: 1716K
代理商: ST7LITE09Y0B6
ST7LITE0, ST7SUPERLITE
65/122
SERIAL PERIPHERAL INTERFACE
(Cont’d)
11.3.8 Register Description
CONTROL REGISTER (SPICR)
Read/Write
Reset Value: 0000 xxxx (0xh)
Bit 7 =
SPIE
Serial Peripheral Interrupt Enable.
This bit is set and cleared by software.
0: Interrupt is inhibited
1: An SPI interrupt is generated whenever
SPIF=1, MODF=1 or OVR=1 in the SPICSR
register
Bit 6 =
SPE
Serial Peripheral Output Enable.
This bit is set and cleared by software. It is also
cleared by hardware when, in master mode, SS=0
(see
Section 11.3.5.1 Master Mode Fault
(MODF)
). The SPE bit is cleared by reset, so the
SPI peripheral is not initially connected to the ex-
ternal pins.
0: I/O pins free for general purpose I/O
1: SPI I/O pin alternate functions enabled
Bit 5 =
SPR2
Divider Enable
.
This bit is set and cleared by software and is
cleared by reset. It is used with the SPR[1:0] bits to
set the baud rate. Refer to
Table 15 SPI Master
mode SCK Frequency
.
0: Divider by 2 enabled
1: Divider by 2 disabled
Note:
This bit has no effect in slave mode.
Bit 4 =
MSTR
Master Mode.
This bit is set and cleared by software. It is also
cleared by hardware when, in master mode, SS=0
(see
Section 11.3.5.1 Master Mode Fault
(MODF)
).
0: Slave mode
1: Master mode. The function of the SCK pin
changes from an input to an output and the func-
tions of the MISO and MOSI pins are reversed.
Bit 3 =
CPOL
Clock Polarity.
This bit is set and cleared by software. This bit de-
termines the idle state of the serial Clock. The
CPOL bit affects both the master and slave
modes.
0: SCK pin has a low level idle state
1: SCK pin has a high level idle state
Note
: If CPOL is changed at the communication
byte boundaries, the SPI must be disabled by re-
setting the SPE bit.
Bit 2 =
CPHA
Clock Phase.
This bit is set and cleared by software.
0: The first clock transition is the first data capture
edge.
1: The second clock transition is the first capture
edge.
Note:
The slave must have the same CPOL and
CPHA settings as the master.
Bits 1:0 =
SPR[1:0]
Serial Clock Frequency.
These bits are set and cleared by software. Used
with the SPR2 bit, they select the baud rate of the
SPI serial clock SCK output by the SPI in master
mode.
Note:
These 2 bits have no effect in slave mode.
Table 15. SPI Master mode SCK Frequency
7
0
SPIE
SPE
SPR2
MSTR
CPOL
CPHA
SPR1
SPR0
Serial Clock
f
CPU
/4
f
CPU
/8
f
CPU
/16
f
CPU
/32
f
CPU
/64
f
CPU
/128
SPR2
1
0
0
1
0
0
SPR1
0
0
0
1
1
1
SPR0
0
0
1
0
0
1
1
相關PDF資料
PDF描述
ST7LITE09Y0M6 FUSE, FORK LIFT TRUCK, 250A; Current, fuse rating:250A; Voltage rating, DC:80V; Approval category:DIN 43560/1; Depth, external:20mm; Height:1mm; Length / Height, external:0.5mm; Width, external:82mm RoHS Compliant: Yes
ST7LITE10F1B6 ST7LITE1 - 8-BIT MCU WITH SINGLE VOLTAGE FLASH MEMORY.DATA EEPROM. ADC. 4 TIMERS. SPI
ST7LITE10F1M6 FUSE PULLER/TESTERFUSE PULLER/TESTER; Depth, external:15mm; Length:60mm; Voltage rating, AC:24V; Voltage rating, DC:24V; Width, external:20mm
ST7LITE15F1B6 CLIP FUSE 10A 5X20MM PC MOUNT
ST7LITE15F1M6 CLIP FUSE 15A VERT ATO PC MOUNT
相關代理商/技術參數
參數描述
ST7LITE09Y0M6 制造商:未知廠家 制造商全稱:未知廠家 功能描述:ST7LITE0. ST7SUPERLITE - 8-BIT MCU WITH SINGLE VOLTAGE FLASH MEMORY. DATA EEPROM. ADC. TIMERS. SPI
ST7LITE0X 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:8-BIT MICROCONTROLLER WITH SINGLE VOLTAGE FLASH MEMORY, DATA EEPROM, ADC, TIMERS, SPI
ST7LITE0XY0 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:8-bit microcontroller with single voltage Flash memory, data EEPROM, ADC, timers, SPI
ST7LITE1 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:8-BIT MCU WITH SINGLE VOLTAGE FLASH MEMORY, DATA EEPROM, ADC, 4 TIMERS, SPI
ST7LITE10F1B6 制造商:未知廠家 制造商全稱:未知廠家 功能描述:ST7LITE1 - 8-BIT MCU WITH SINGLE VOLTAGE FLASH MEMORY.DATA EEPROM. ADC. 4 TIMERS. SPI