- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄299943 > ST52501LG1 MAX 7000 CPLD 128 MC 160-PQFP PDF資料下載
參數(shù)資料
| 型號(hào)： | ST52501LG1 |
| 英文描述： | MAX 7000 CPLD 128 MC 160-PQFP |
| 中文描述： | 8位紅外驅(qū)動(dòng)重癥監(jiān)護(hù)病房。定時(shí)器/脈寬調(diào)制。 I2C總線。的SPI。脊髓損傷。低電壓 |
| 文件頁(yè)數(shù)： | 84/106頁(yè) |
| 文件大?。?/td> | 1355K |
| 代理商： | ST52501LG1 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)當(dāng)前第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)
79/106
12 SERIAL COMMUNICATION INTERFACE
The
Serial
Communication
Interface
(SCI)
integrated into ST52F501L/F502L provides a
general purpose shift register peripheral, several
widely distributed devices to be linked, through
their SCI subsystem. SCI gives a serial interface
providing communication with the speed from less
than 300 up to over 115200 baud, and a flexible
character format.
SCI is a full-duplex UART-type asynchronous
system with standard Non Return to Zero (NRZ)
format for the transmitted/received bit. The length
of the transmitted word is 10/11 bits (1 start bit, 8/
9 data bits, 1 stop bit).
SCI is composed of three modules: Receiver,
Transmitter and Baud-Rate Generator.
12.1 SCI Receiver block
The
SCI
Receiver
block
manages
the
synchronization of the serial data stream and
stores the data characters. The SCI Receiver is
mainly composed of two sub-systems: Recovery
Buffer Block and SCDR_RX Block.
SCI receives data deriving from the RX pin and
drives the Recovery Buffer Block, which is a high-
speed shift register operating at a clock frequency
(CLOCK_RX) 16 times higher than the fixed baud
rate (CLOCK_TX). This sampling rate, higher than
the Baud Rate clock, detects the START condition,
Noise error and Frame error.
When the SCI Receiver is in IDLE status, it is
waiting for the START condition, which is obtained
with a logic level of 0, consecutive to a logic level
1. This condition is detected if, with the fixed
sampling time, a logic level 0 is sampled after three
logic levels of 1.
The recognition of the START bit forces the SCI
Receiver
Block
to
start
a
data
acquisition
sequence.
The data acquisition sequence is configured by the
apposite Configuration Register, allowing the
following data frame formats (see Figure 12.1):
Figure 12.1 SCI transmitted word structures
s
8 bit length, 1 stop bit, no parity bit
s
8 bit length, 2 stop bit, no parity bit
s
8 bit length, 1 stop bit, with parity bit
s
9 bit length, 1 stop bit, no parity bit
The parity bit (if used) can be configured for even
or odd parity check. If the 9-bit length format is
configured, this bit is used in transmission for the
ninth bit (see below). The ninth bit received can be
read in the R8 bit of the SCI Status Register,
address 37 (035h) bit 2 (see Figure 12.3).
Figure 12.2 SCI Block Diagram
7
6
5
43
2
10
8
9
7
6
5
43
2
1
0
8
9
10
STOP
DATA
START
STOP
DATA
START
SCI
Register File
SCDR_TX
LDPR/LDPE/LDPI
Baud-Rate
Generator
LDRI
SHIFT REGISTER
SCDR_RX
RECOVERY BUFFER
RX
TX
SCI Transmitter
SCI Receiver
MCLK
Program/Data
Memory
IR
OR
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ST52501LG2 | MAX 7000 CPLD 128 MC 100-TQFP |
| ST52501LG3 | MAX 7000 CPLD 128 MC 100-TQFP |
| ST52501LK1 | MAX 7000 CPLD 160 MC 84-PLCC |
| ST52501LK2 | MAX 7000 CPLD 160 MC 100-TQFP |
| ST52501LK3 | MAX 7000 CPLD 192 MC 160-PQFP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ST52501LG2 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-BIT ICU WITH IR DRIVER. TIMER/PWM. I2C. SPI. SCI. LOW VOLTAGE |
| ST52501LG3 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-BIT ICU WITH IR DRIVER. TIMER/PWM. I2C. SPI. SCI. LOW VOLTAGE |
| ST52501LK1 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-BIT ICU WITH IR DRIVER. TIMER/PWM. I2C. SPI. SCI. LOW VOLTAGE |
| ST52501LK2 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-BIT ICU WITH IR DRIVER. TIMER/PWM. I2C. SPI. SCI. LOW VOLTAGE |
| ST52501LK3 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-BIT ICU WITH IR DRIVER. TIMER/PWM. I2C. SPI. SCI. LOW VOLTAGE |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。