- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄299943 > ST52440F3 MAX 7000 CPLD 64 MC 44-TQFP PDF資料下載
參數(shù)資料
| 型號： | ST52440F3 |
| 英文描述： | MAX 7000 CPLD 64 MC 44-TQFP |
| 中文描述： | 8位重癥監(jiān)護病房與定時器/脈寬調(diào)制。模擬比較器。可控硅/ PWM定時器。水分散粒劑。提供了8K存儲器 |
| 文件頁數(shù)： | 11/88頁 |
| 文件大?。?/td> | 1162K |
| 代理商： | ST52440F3 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁當前第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁
ST52T430/E430
19/88
2.3.4 Output Registers.
The Output Registers (OR) consist of 10 registers
containing data for the microcontroller peripherals
including the I/O Ports.
All registers can be specified by using a decimal
address (for example, 1 identifies the second OR).
By using LOAD instructions the Output Registers
(OR) may be set by using values stored in the
Program Memory (LDPE) or in RAM (LDPR)
The assembler instruction:
LDPR OR_i RAM_Reg.
loads the value of the RAM location identified by
the address RAM_Reg in the OR i-th Table 2.4
describes OR.
In order to simplify the concept, a mnemonic name
is assigned to OR. The same names are used in
FUZZYSTUDIOTM 4.0 development tools.
Use and meaning of each register will be described
in further details in the corresponding section.
REG_CONF 4
PORT A
Set the relative bit like digital input
or digital output
REG_CONF 5
PWM/TIMER 0
PWM/Timer 0 Working mode
Configuration
REG_CONF 6
PWM/TIMER 0
PWM/TIMER 0 Prescaler
configuration and output waveform
selection.
REG_CONF 7
PWM/TIMER 0
PWM/TIMER 0 Working Mode
Configuration
REG_CONF 8
PWM/TIMER 1
PWM/TIMER 1 Working Mode
Configuration
REG_CONF 9
PWM/TIMER 1
PWM/TIMER 1 Prescaler
configuration and output waveform
selection.
REG_CONF 10
PWM/TIMER 2
PWM/TIMER 2 Working Mode
Configuration
REG_CONF 11
PWM/TIMER 2
PWM/Timer 2 Prescaler
configuration and output waveform
selection.
REG_CONF 12
PORT A
Set the bit 0,1 and 2 like Digital I/O
or complementary Timers Output.
REG_CONF 13
PORT B
Set the relative bit like digital input
or digital output.
REG_CONF 14
PORT B
Set the relative I/O like Digital or
Analog.
REG_CONF 15
PORT C
Set the relative I/O like digital input
or digital output
REG_CONF 16
PORT C
Set the relative I/O like Digital I/O
or Timers Output
REG_CONF 17
Interrupt Priority
Set the Interrupts priority
REG_CONF 18
Interrupt Priority
Set the Interrupts priority
REG_CONF 19
SCI
Set the SCI working mode
REG_CONF 20
SCI
Set the SCI working mode
Table 2.3 Configuration Registers (continued)
CONFIGURATION REGISTER
PERIPHERAL
DESCRIPTION
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ST52440G2 | MAX 7000 CPLD 64 MC 44-TQFP |
| ST52440G3 | MAX 7000 CPLD 64 MC 44-TQFP |
| ST52501LF1 | MAX 7000 CPLD 128 MC 84-PLCC |
| ST52501LF2 | MAX 7000 CPLD 128 MC 100-TQFP |
| ST52501LF3 | MAX 7000 CPLD 128 MC 100-PQFP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ST52440G2 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-BIT ICU WITH TIMER/PWM. ANALOG COMPARATOR. TRIAC/PWM TIMER. WDG. UP TO 8K EPROM |
| ST52440G3 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-BIT ICU WITH TIMER/PWM. ANALOG COMPARATOR. TRIAC/PWM TIMER. WDG. UP TO 8K EPROM |
| ST5-24B19 | 功能描述:電源變壓器 SPLIT BOBBIN HORZ MOUNT XFMR RoHS:否 制造商:Triad Magnetics 功率額定值:12 VA 初級電壓額定值:115 V / 230 V 次級電壓額定值:12 V / 24 V 安裝風格:SMD/SMT 一次繞組:Dual Primary Winding 二次繞組:Dual Secondary Winding 長度:2.5 in 寬度:2 in 高度:1.062 in |
| ST525 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:TRANSISTOR | BJT | NPN | 200V V(BR)CEO | 5A I(C) | TO-3 |
| ST52501LF1 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-BIT ICU WITH IR DRIVER. TIMER/PWM. I2C. SPI. SCI. LOW VOLTAGE |
發(fā)布緊急采購，3分鐘左右您將得到回復。