參數(shù)資料
型號(hào): ST16C452PS
廠商: Exar Corporation
英文描述: Dual UART with Parallel Printer Port(雙通用異步接收器/發(fā)送器(帶并行打印機(jī)端口))
中文描述: 雙UART與并行打印機(jī)端口(雙通用異步接收器/發(fā)送器(帶并行打印機(jī)端口))
文件頁(yè)數(shù): 17/30頁(yè)
文件大?。?/td> 389K
代理商: ST16C452PS
17
ST16C452/452PS
Rev. 3.10
LCR
Bit-5
LCR
Bit-4
LCR
Bit-3
Parity selection
X
0
0
1
1
X
0
1
0
1
0
1
1
1
1
No parity
Odd parity
Even parity
Force parity odd parity
Forced even parity
LCR BIT-6:
When enabled the Break control bit causes a break
condition to be transmitted (the TX output is forced to
a logic 0 state). This condition exists until disabled by
setting LCR bit-6 to a logic 0.
Logic 0 = No TX break condition. (normal default
condition)
Logic 1 = Forces the transmitter output (TX) to a logic
0 for alerting the remote receiver to a line break
condition.
LCR BIT-7:
The internal baud rate counter latch and Enhance
Feature mode enable.
Logic 0 = Divisor latch disabled. (normal default
condition)
Logic 1 = Divisor latch and enhanced feature register
enabled.
Modem Control Register (MCR)
This register controls the interface with the modem or
a peripheral device.
MCR BIT-0:
Logic 0 = Force -DTR output to a logic 1. (normal
default condition)
Logic 1 = Force -DTR output to a logic 0.
MCR BIT-1:
Logic 0 = Force -RTS output to a logic 1. (normal
default condition)
Logic 1 = Force -RTS output to a logic 0.
MCR BIT-2:
This bit is used in the Loop-back mode only. In the
loop-back mode this bit is use to write the state of the
modem -RI interface signal.
MCR BIT-3: (
Used to control the modem -CD signal
in the loop-back mode.)
Logic 0 = Forces INT (A-B) outputs to the three state
mode. (normal default condition) In the Loop-back
mode, sets -CD internally to a logic 1.
Logic 1 = Forces the INT (A-B) outputs to the active
mode. In the Loop-back mode, sets -CD internally to
a logic 0.
MCR BIT-4:
Logic 0 = Disable loop-back mode. (normal default
condition)
Logic 1 = Enable local loop-back mode (diagnostics).
MCR BIT 5-7:
Not Used - initialized to a logic 0.
Line Status Register (LSR)
This register provides the status of data transfers
between. the 452/452PS and the CPU.
LSR BIT-0:
Logic 0 = No data in receive holding register. (normal
default condition)
Logic 1 = Data has been received and is saved in the
receive holding register.
LSR BIT-1:
Logic 0 = No overrun error. (normal default condition)
Logic 1 = Overrun error. A data overrun error occurred
in the receive shift register. This happens when addi-
tional data arrives while the RHR is full. In this case the
previous data in the shift register is overwritten. Note
that under this condition the data byte in the receive
shift register is not transferred into the RHR, therefore
the data in the RHR is not corrupted by the error.
LSR BIT-2:
Logic 0 = No parity error. (normal default condition)
Logic 1 = Parity error. The receive character does not
have correct parity information and is suspect.
相關(guān)PDF資料
PDF描述
ST16C452 Dual UART with Parallel Printer Port(雙通用異步接收器/發(fā)送器(帶并行打印機(jī)端口))
ST16C550 UART with 16-Byte FIFO(通用異步接收器/發(fā)送器(帶16字節(jié)的先進(jìn)先出))
ST16C552 Dual UART with 16-Byte FIFO and Parallel Printer Port(雙通用異步接收器/發(fā)送器(帶16字節(jié)的先進(jìn)先出和并行打印機(jī)端口))
ST16C552A Dual UART with 16-Byte FIFO and Parallel Printer Port(雙通用異步接收器/發(fā)送器(帶16字節(jié)的先進(jìn)先出和并行打印機(jī)端口))
ST16C554DCJ68 QUAD UART WITH 16-BYTE FIFOS
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ST16C454 制造商:EXAR 制造商全稱:EXAR 功能描述:QUAD UNIVERSAL ASYNCHRONOUS RECEIVER/TRANSMITTER (UART)
ST16C454_05 制造商:EXAR 制造商全稱:EXAR 功能描述:QUAD UNIVERSAL ASYNCHRONOUS RECEIVER/TRANSMITTER (UART)
ST16C454CJ 制造商:Exar Corporation 功能描述:
ST16C454CJ-0A-EVB 功能描述:界面開發(fā)工具 Supports C454 68 ld PLCC, ISA Interface RoHS:否 制造商:Bourns 產(chǎn)品:Evaluation Boards 類型:RS-485 工具用于評(píng)估:ADM3485E 接口類型:RS-485 工作電源電壓:3.3 V
ST16C454CJ68 制造商:Rochester Electronics LLC 功能描述: 制造商:Exar Corporation 功能描述: