參數(shù)資料
型號(hào): ST16C2552IJ44
廠商: EXAR CORP
元件分類: 微控制器/微處理器
英文描述: DUAL ASYNCHRONOUS RECEIVER/TRANSMITTER WITH FIFOs
中文描述: 2 CHANNEL(S), 4M bps, SERIAL COMM CONTROLLER, PQCC44
封裝: PLASTIC, LCC-44
文件頁(yè)數(shù): 9/28頁(yè)
文件大小: 121K
代理商: ST16C2552IJ44
3-143
ST16C2552
S
FCR BIT-1:
0=No change.
1=Clears the contents of the receive FIFO and resets
its counter logic to 0 (the receive shift register is not
cleared or altered). This bit will return to zero after
clearing the FIFOs.
FCR BIT-2:
0=No change.
1=Clears the contents of the transmit FIFO and resets
its counter logic to 0 (the transmit shift register is not
cleared or altered). This bit will return to zero after
clearing the FIFOs.
FCR BIT-3:
0=No change.
1=Changes RXRDY and TXRDY pins from mode “0”
to mode “1”.
Transmit operation in mode “0”:
When ST16C2552 is in ST16C450 mode ( FCR bit-
0=0 ) or in the FIFO mode ( FCR bit-0=1, FCR bit-3=0
) when there are no characters in the transmit FIFO or
transmit holding register, the TXRDY* pin will go low.
Once active the TXRDY* pin will go high (inactive)
after the first character is loaded into the transmit
holding register.
Receive operation in mode “0”:
When ST16C2552 is in ST16C450 mode ( FCR bit-
0=0 ) or in the FIFO mode ( FCR bit-0=1, FCR bit-3=0
) and there is at least 1 character in the receive FIFO,
the RXRDY* pin will go low. Once active the RXRDY*
pin will go high (inactive) when there are no more
characters in the receiver.
Transmit operation in mode “1”:
When ST16C2552 is in ST16C550 mode ( FCR bit-
0=1, FCR bit-3=1 ) the TXRDY* pin will become high
(inactive) when the transmit FIFO is completely full. It
will be low if one or more FIFO locations are empty.
Receive operation in mode “1”:
When ST16C2552 is in ST16C550 mode ( FCR bit-
0=1, FCR bit-3=1 ) and the trigger level or the timeout
has been reached, the RXRDY* pin will go low. Once
it is activated it will go high (inactive) when there are
no more characters in the FIFO.
FCR BIT 4-5:
Not used.
FCR BIT 6-7:
These bits are used to set the trigger level for the
receiver FIFO interrupt.
BIT-7
BIT-6
FIFO trigger level
0
0
1
1
0
1
0
1
01
04
08
14
ALTERNATE FUNCTION REGISTER (AFR)
This is a read/write register used to select specific
modes of MF* operation and to allow both UART
registers sets to be written concurrently.
AFR BIT-0:
When this bit is set, CPU can write concurrently to the
same register in both UARTs. This function is intended
to reduce the dual UART initialization time. It can be
used by CPU when both channels are initialized to the
same state. CPU can set or clear this bit by accessing
either register set. When this bit is set the channel
select pin still selects the channel to be accessed
during read operation. Setting or clearing this bit has
no effect on read operations.
The user should ensure that LCR Bit-7 of both chan-
nels are in the same state before executing a concur-
rent write to the registers at address 0,1, or 2.
AFR BIT 1-2:
Combinations of these bits selects one of the MF*
functions.
相關(guān)PDF資料
PDF描述
ST162552 DUAL ASYNCHRONOUS RECEIVER/TRANSMITTER WITH FIFOs
ST16C2552CJ 2.97V TO 5.5V DUAL UART WITH 16-BYTE FIFO
ST16C2552IJ 2.97V TO 5.5V DUAL UART WITH 16-BYTE FIFO
ST16C452IJ68 DUAL UART WITH PARALLEL PRINTER PORT
ST16C452IJ68PS DUAL UART WITH PARALLEL PRINTER PORT
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ST16C2552IJ44-F 功能描述:UART 接口集成電路 2.97V-5.5V 16B FIFO temp -45 to 85C;UART RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 數(shù)據(jù)速率:3 Mbps 電源電壓-最大:3.6 V 電源電壓-最小:2.7 V 電源電流:20 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LQFP-48 封裝:Reel
ST16C2552IJ44TR-F 功能描述:UART 接口集成電路 DUAL UART W/16BYTE FIFO RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 數(shù)據(jù)速率:3 Mbps 電源電壓-最大:3.6 V 電源電壓-最小:2.7 V 電源電流:20 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LQFP-48 封裝:Reel
ST16C2552IQ48 制造商:未知廠家 制造商全稱:未知廠家 功能描述:UART
ST16C32245 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:14 BIT DUAL SUPPLY BUS TRANSCEIVER LEVEL TRANSLATOR, A SIDE SERIES RESISTOR, 2 BIT I2C LINES
ST16C32245LBR 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:14 BIT DUAL SUPPLY BUS TRANSCEIVER LEVEL TRANSLATOR, A SIDE SERIES RESISTOR, 2 BIT I2C LINES