參數(shù)資料
型號(hào): ST16C1451CP28
廠商: STARTECH SEMICONDUCTOR INC
元件分類: 微控制器/微處理器
英文描述: 2.97V TO 5.5V UART
中文描述: 1 CHANNEL(S), 448K bps, SERIAL COMM CONTROLLER, PDIP28
文件頁(yè)數(shù): 11/32頁(yè)
文件大?。?/td> 355K
代理商: ST16C1451CP28
á
REV. 4.2.0
ST16C1450/51
2.97V TO 5.5V UART
11
2.6
The 145X supports the standard features of the ST16C450. In addition the 145X supports some enhanced
features not available for the ST16C450. These features are enabled by IER bit-5 and include a software
controllable (SOFT) reset, power down feature and FIFO monitoring bits.
2.6.1
Soft Reset
Soft resets are useful when the user desires the capability of resetting an externally connected device only.
MCR bit-2 can be used to initiate a SOFT reset at the RST output pin. This does not reset the 145X (only the
RESET input pin can reset the 145X). Soft resets from MCR bit-2 are “ORed” with the RESET input pin.
Therefore both reset types will be seen at the RST output pin.
2.6.2
Power Down Mode
The power down feature (controlled by MCR bit-7) provides the user with the capability to conserve power
when the package is not in actual use without destroying internal register configuration data. This allows quick
turnarounds from power down to normal operation.
2.7
Internal Loopback
The 145X UART provides an internal loopback capability for system diagnostic purposes. The internal
loopback mode
is enabled by setting MCR register bit-4 to logic 1. All regular UART functions operate normally.
Figure 7
shows how the modem port signals are re-configured. Transmit data from the transmit shift register
output is internally routed to the receive shift register input allowing the system to receive the same data that it
was sending. The TX pin is held at logic 1 or mark condition while RTS# and DTR# are de-asserted, and
CTS#, DSR# CD# and RI# inputs are ignored. Caution: the RX input must be held to a logic 1 during loopback
test else upon exiting the loopback test the UART may detect and report a false “break” signal.
Special (Enhanced Feature) Mode
F
IGURE
6. R
ECEIVER
O
PERATION
IN
NON
-FIFO M
ODE
Receive Data Shift
Register (RSR)
Receive
Data Byte
and Errors
RHR Interrupt (ISR bit-2)
Receive Data
Holding Register
(RHR)
RXFIFO1
16X Clock
Receive Data Characters
Data Bit
Validation
Error
Tags in
LSR bits
4:2
相關(guān)PDF資料
PDF描述
ST16C1451CQ48 2.97V TO 5.5V UART
ST16C1451IJ28 2.97V TO 5.5V UART
ST16C1451IP28 2.97V TO 5.5V UART
ST16C1451IQ48 2.97V TO 5.5V UART
ST16C1451 2.97V TO 5.5V UART
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ST16C1451CQ48 制造商:EXAR 制造商全稱:EXAR 功能描述:2.97V TO 5.5V UART
ST16C1451IJ28 制造商:EXAR 制造商全稱:EXAR 功能描述:2.97V TO 5.5V UART
ST16C1451IP28 制造商:EXAR 制造商全稱:EXAR 功能描述:2.97V TO 5.5V UART
ST16C1451IQ48 制造商:EXAR 制造商全稱:EXAR 功能描述:2.97V TO 5.5V UART
ST16C1550 制造商:EXAR 制造商全稱:EXAR 功能描述:2.97V TO 5.5V UART WITH 16-BYTE FIFO