- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄225222 > SP9604KS QUAD, PARALLEL, WORD INPUT LOADING, 30 us SETTLING TIME, 12-BIT DAC, PDSO28 PDF資料下載
參數(shù)資料
| 型號(hào)： | SP9604KS |
| 元件分類： | DAC |
| 英文描述： | QUAD, PARALLEL, WORD INPUT LOADING, 30 us SETTLING TIME, 12-BIT DAC, PDSO28 |
| 封裝： | 0.350 INCH, PLASTIC, SOIC-28 |
| 文件頁(yè)數(shù)： | 10/11頁(yè) |
| 文件大?。?/td> | 185K |
| 代理商： | SP9604KS |
SP9604DS/03
SP9604 Quad, 12-Bit, Low Power Voltage Output D/A Converter
Copyright 2000 Sipex Corporation
8
Figure 3. Latch Control Options — (a) Semi–Transparent Latch Mode; (b) Fully–Transparent Latch Mode
(a)
(b)
Figure 4. Timing
H
L
H
L
H
L
CLR
XFER
WR2
140ns, t
H
L
H
L
H
L
WR2
CS
WR1
140ns, t
Data Transfer from
Input Register to DAC's
Loads Input Data to
First Set of Latches
WR
XFER
on-reset. Using this feature, the SP9604 can be
configured such that during power-up, the sec-
ond register will be digitally “zeroed”, produc-
ing a zero volt output at each of the four DAC
outputs. This is achieved by powering the unit
up with XFER in a high state. Thus, with no
external circuitry, the SP9604 can be powered up
with the analog outputs at a known, zero volt
output level.
Temporarily forcing all DAC outputs to 0V
Set WR1=1, CS=1, WR2=0, XFER=0. The DAC
registers can be temporarily forced to 1000 0000
0000 by bringing the CLR pin low. This will force
the DAC outputs to 0V, while the CLR pin remains
low. When the CLR pin is brought back high, the
digital code at the DAC registers will again appear
at the DAC's digital inputs, and the analog outputs
will return to their previous values.
1
2
3
4
5
6
7
8
9
10
11
12
13
14
28
27
26
25
24
23
22
21
20
19
18
17
16
15
VOUT4
VSS
VDD
CLR
REF IN
GND
B1/B2
A0
A1
XFER
WR2
WR1
CS
VOUT1
VOUT3
DB0
DB1
DB2
DB3
DB4
DB5
DB6
DB7
DB8
DB9
DB10
(MSB) DB11
VOUT2
SP9604
+5V –5V
12–Bit
Data
Bus
VOUT4
VOUT3
VOUT1
VOUT2
+3V
Reference
GND
Address
Decode &
Control
DAC Strobe
1
2
3
4
5
6
7
8
9
10
11
12
13
14
28
27
26
25
24
23
22
21
20
19
18
17
16
15
VOUT4
VSS
VDD
CLR
REF IN
GND
B1/B2
A0
A1
XFER
WR2
WR1
CS
VOUT1
VOUT3
DB0
DB1
DB2
DB3
DB4
DB5
DB6
DB7
DB8
DB9
DB10
(MSB) DB11
VOUT2
SP9604
+5V –5V
12–Bit
Data
Bus
VOUT4
VOUT3
VOUT1
VOUT2
+3V
Reference
GND
Address
Decode &
Control
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SP9756-8DG | FLASH METHOD ADC, ACCESS, CDIP28 |
| SP9770CDC | 10-BIT DAC, CDIP24 |
| SP9842KS | OCTAL, SERIAL INPUT LOADING, 0.7 us SETTLING TIME, 8-BIT DAC, PDSO20 |
| SP9841KN | OCTAL, SERIAL INPUT LOADING, 0.7 us SETTLING TIME, 8-BIT DAC, PDIP24 |
| SP9841KS | OCTAL, SERIAL INPUT LOADING, 0.7 us SETTLING TIME, 8-BIT DAC, PDSO24 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SP9680 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:ULTRA FAST COMPARATOR |
| SP9680DP | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:ULTRA FAST COMPARATOR |
| SP9680MP | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:ULTRA FAST COMPARATOR |
| SP9715 | 制造商:BOTHHAND 制造商全稱:Bothhand USA, LP. 功能描述:10~15 Watts Switching Adapter |
| SP9715A | 制造商:BOTHHAND 制造商全稱:Bothhand USA, LP. 功能描述:10~15 Watts Switching Adapter |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。