參數(shù)資料
型號(hào): SN74GTLP1394DGVR
英文描述: Bus Exchanger
中文描述: 總線交換
文件頁(yè)數(shù): 5/16頁(yè)
文件大?。?/td> 234K
代理商: SN74GTLP1394DGVR
SN74GTLP1394
2-BIT LVTTL-TO-GTLP ADJUSTABLE-EDGE-RATE BUS TRANSCEIVER
WITH SPLIT LVTTL PORT FEEDBACK PATH, AND SELECTABLE POLARITY
SCES286E
OCTOBER 1999
REVISED AUGUST 2001
5
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
recommended operating conditions (see Notes 4 through 7)
MIN
NOM
MAX
UNIT
VCC,
BIAS VCC
Supply voltage
3.15
3.3
3.45
V
VTT
Termination voltage
GTL
1.14
1.2
1.26
V
GTLP
1.35
1.5
1.65
VREF
Reference voltage
GTL
0.74
0.8
0.87
V
GTLP
0.87
1
1.1
VI
Input voltage
B port
VTT
5.5
V
Except B port
VCC
B port
VREF+0.05
VCC
0.6
VIH
High-level input voltage
ERC
VCC
5.5
V
Except B port and ERC
2
B port
VREF
0.05
0.6
VIL
Low-level input voltage
ERC
GND
V
Except B port and ERC
0.8
IIK
IOH
Input clamp current
18
mA
High-level output current
Y outputs
24
mA
IOL
Low level output current
Low-level output current
Y outputs
24
mA
B port
100
t/
v
t/
VCC
TA
NOTES:
Input transition rise or fall rate
Outputs enabled
10
ns/V
μ
s/V
°
C
Power-up ramp rate
20
Operating free-air temperature
40
85
4. All unused inputs of the device must be held at VCC or GND to ensure proper device operation. Refer to the TI application report,
Implications of Slow or Floating CMOS Inputs
, literature number SCBA004.
5. Proper connection sequence for use of the B-port I/O precharge feature is GND and BIAS VCC = 3.3 V first, I/O second, and
VCC = 3.3 V ast, because the BIAS VCC precharge circuitry s disabled when any VCC pin s connected. The control and VREF nputs
can be connected anytime, but normally are connected during the I/O stage. If B-port precharge is not required, any connection
sequence is acceptable, but generally, GND is connected first.
6. VTT and RTT can be adjusted to accommodate backplane impedances
if the dc recommended IOL ratings are not exceeded.
7. VREF can be adjusted to optimize noise margins, but normally is two-thirds VTT. TI-OPC circuitry is enabled in the A-to-B direction
and is activated when VTT
>
0.7 V above VREF. If operated in the A-to-B direction, VREF should be set to within 0.6 V of VTT to
minimize current drain.
相關(guān)PDF資料
PDF描述
SN74GTLP1394DR Bus Exchanger
SN74GTLP1394PWR Bus Exchanger
SN74HC4515DW 4-To-16-Line Demultiplexer
CD74HC10H Triple 3-input NAND Gate
CD74HC112NSR96 FLIP-FLOP|DUAL|J/K TYPE|HC-CMOS|SOP|16PIN|PLASTIC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
SN74GTLP1394DR 功能描述:轉(zhuǎn)換 - 電壓電平 2bit Bus RoHS:否 制造商:Micrel 類型:CML/LVDS/LVPECL to LVCMOS/LVTTL 傳播延遲時(shí)間:1.9 ns 電源電流:14 mA 電源電壓-最大:3.6 V 電源電壓-最小:3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:MLF-8
SN74GTLP1394DRE4 功能描述:轉(zhuǎn)換 - 電壓電平 2-Bit LVTTL/GTLP Bus Xcvr Adj-Edge-Rate RoHS:否 制造商:Micrel 類型:CML/LVDS/LVPECL to LVCMOS/LVTTL 傳播延遲時(shí)間:1.9 ns 電源電流:14 mA 電源電壓-最大:3.6 V 電源電壓-最小:3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:MLF-8
SN74GTLP1394DRG4 功能描述:轉(zhuǎn)換 - 電壓電平 2B LVTTL to GTLP Adj Edg RateBus Xcvr RoHS:否 制造商:Micrel 類型:CML/LVDS/LVPECL to LVCMOS/LVTTL 傳播延遲時(shí)間:1.9 ns 電源電流:14 mA 電源電壓-最大:3.6 V 電源電壓-最小:3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:MLF-8
SN74GTLP1394PW 功能描述:轉(zhuǎn)換 - 電壓電平 2-Bit LVTTL/GTLP Bus Xcvr Adj-Edge-Rate RoHS:否 制造商:Micrel 類型:CML/LVDS/LVPECL to LVCMOS/LVTTL 傳播延遲時(shí)間:1.9 ns 電源電流:14 mA 電源電壓-最大:3.6 V 電源電壓-最小:3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:MLF-8
SN74GTLP1394PWE4 功能描述:轉(zhuǎn)換 - 電壓電平 2-Bit LVTTL/GTLP Bus Xcvr Adj-Edge-Rate RoHS:否 制造商:Micrel 類型:CML/LVDS/LVPECL to LVCMOS/LVTTL 傳播延遲時(shí)間:1.9 ns 電源電流:14 mA 電源電壓-最大:3.6 V 電源電壓-最小:3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:MLF-8