參數(shù)資料
型號(hào)： SLA24C164-D
廠商： SIEMENS A G
元件分類： DRAM
英文描述： 16 Kbit 2048 x 8 bit Serial CMOS EEPROMs, I2C Synchronous 2-Wire Bus
中文描述： 2K X 8 I2C/2-WIRE SERIAL EEPROM, PDIP8
封裝： PLASTIC, DIP-8
文件頁(yè)數(shù)： 9/22頁(yè)
文件大小： 315K
代理商： SLA24C164-D
SLx 24C164
Semiconductor Group
9
1998-07-27
4
After a START condition, the master always transmits a Command Byte CSW or CSR.
After the acknowledge of the EEPROM a Control Byte follows, its content and the
transmitter depend on the previous Command Byte. The description of the Command
and Control Bytes is shown in
table 2
.
Device Addressing and EEPROM Addressing
The device has an internal address counter which points to the current EEPROM
address.
The address counter is incremented
– after a data byte to be written has been acknowledged, during entry of further data
byte
– during a byte read, thus the address counter points to the following address after
reading a data byte.
Command Byte
Selects one of the 8 addressable devices:
the chip select bits c2,
c1 and c0 (bit positions b6 to b4) are compared to their
corresponding hard wired input pins CS2, CS1 and CS0,
respectively (c1 is the complement of CS1 pin).
Selects operation:
the least significant bit b0 is low for a write
operation (Chip Select Write Command Byte CSW) or set high for a
read operation (Chip Select Read Command Byte CSR).
Contains address information:
in the CSW Command Byte, the
bit positions b3 to b1 are decoded for the three uppermost EEPROM
address bits A10, A9, A8 (in the CSR Command Byte, the bit
positions b3 to b1 are left undefined).
Following CSW (b0 = 0):
contains the eight lower bits of the
EEPROM address (EEA) bit A7 to A0.
Following CSR (b0 = 1):
contains the data read out, transmitted by
the EEPROM. The EEPROM data are read as long as the master
pulls down SDA after each byte in order to acknowledge the
transfer. The read operation is stopped by the master by releasing
SDA (no acknowledge is applied) followed by a STOP condition.
Control Byte
Table 2
Command and Control Byte for
I
2
C-Bus Addressing of Chip and EEPROM
Definition
b7
b6
b5
b4
b3
b2
CSW
1
c2
c1
c0
A10 A9 A8 0
CSR
1
c2
c1
c0
x
x
EEA
A7 A6 A5 A4 A3
A2 A1 A0 EEPROM address
Function
b1
b0
Chip Select for Write
Chip Select for Read
x
1
相關(guān)PDF資料
PDF描述
SLE24C164-D 16 Kbit 2048 x 8 bit Serial CMOS EEPROMs, I2C Synchronous 2-Wire Bus
SLE24C164-S 16 Kbit 2048 x 8 bit Serial CMOS EEPROMs, I2C Synchronous 2-Wire Bus
SLA24C164-S 16 Kbit 2048 x 8 bit Serial CMOS EEPROMs, I2C Synchronous 2-Wire Bus
SLA24C164-D-3 16 Kbit 2048 x 8 bit Serial CMOS EEPROMs, I2C Synchronous 2-Wire Bus
SLA24C164-S-3 16 Kbit 2048 x 8 bit Serial CMOS EEPROMs, I2C Synchronous 2-Wire Bus
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
SLA24C164-D/P 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:16 Kbit 2048 x 8 bit Serial CMOS EEPROMs, I2C Synchronous 2-Wire Bus, Page Protection Mode
SLA24C164-D-3 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:16 Kbit 2048 x 8 bit Serial CMOS EEPROMs, I2C Synchronous 2-Wire Bus
SLA24C164-D-3/P 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:16 Kbit 2048 x 8 bit Serial CMOS EEPROMs, I2C Synchronous 2-Wire Bus, Page Protection Mode
SLA24C164-S 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:16 Kbit 2048 x 8 bit Serial CMOS EEPROMs, I2C Synchronous 2-Wire Bus
SLA24C164-S/P 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:16 Kbit 2048 x 8 bit Serial CMOS EEPROMs, I2C Synchronous 2-Wire Bus, Page Protection Mode
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*