- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385847 > SLA24C164-D (SIEMENS A G) 16 Kbit 2048 x 8 bit Serial CMOS EEPROMs, I2C Synchronous 2-Wire Bus PDF資料下載
參數(shù)資料
| 型號： | SLA24C164-D |
| 廠商： | SIEMENS A G |
| 元件分類： | DRAM |
| 英文描述： | 16 Kbit 2048 x 8 bit Serial CMOS EEPROMs, I2C Synchronous 2-Wire Bus |
| 中文描述： | 2K X 8 I2C/2-WIRE SERIAL EEPROM, PDIP8 |
| 封裝： | PLASTIC, DIP-8 |
| 文件頁數(shù)： | 12/22頁 |
| 文件大?。?/td> | 315K |
| 代理商： | SLA24C164-D |
SLx 24C164
Semiconductor Group
12
1998-07-27
5.2
Page Write
Those bytes of the page that have not been addressed are not included in the
programming.
Figure 8
Page Write Sequence
The erase/write cycle is finished latest after 8 ms. Acknowledge polling may be used for
speed enhancement in order to indicate the end of the erase/write cycle (refer to
chapter 5.3
Acknowledge Polling).
Address Setting
The page write procedure is the same as the byte write
procedure up to the first data byte. In a page write instruction
however, entry of the EEPROM address byte EEA is followed
by a sequence of one to maximum sixteen data bytes with the
new data to be programmed. These bytes are transferred to
the internal page buffer of the EEPROM.
The first entered data byte will be stored according to the
EEPROM address n given by EEA (A0 to A7) and CSW (A8 to
A10).
The
internal
address
automatically
after
the
entered
acknowledged. The next data byte is then stored at the next
higher EEPROM address. EEPROM addresses within the
same page have common page address bits A4 through A10.
Only the respective four least significant address bits A0
through A3 are incremented, as all data bytes to be
programmed simultaneously have to be within the same page.
The master stops data entry by applying a STOP condition,
which also starts the internally timed erase/write cycle. In the
first step, all selected bytes are erased to “1”. With the next
internal step, the addressed bytes are written according to the
contents of the page buffer.
Transmission of Data
counter
data
is
byte
incremented
has
been
Programming Cycle
Command Byte
CSW
S
P
C
K
A
S
T
A
R
T
T
O
P
S
EEPROM Address
EEA n
Data Byte n
Data Byte n+1
Data Byte n+15
Bus Activity
Master
SDA Line
Bus Activity
EEPROM
IED02140
0
C
K
A
C
K
A
C
K
A
C
K
A
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SLE24C164-D | 16 Kbit 2048 x 8 bit Serial CMOS EEPROMs, I2C Synchronous 2-Wire Bus |
| SLE24C164-S | 16 Kbit 2048 x 8 bit Serial CMOS EEPROMs, I2C Synchronous 2-Wire Bus |
| SLA24C164-S | 16 Kbit 2048 x 8 bit Serial CMOS EEPROMs, I2C Synchronous 2-Wire Bus |
| SLA24C164-D-3 | 16 Kbit 2048 x 8 bit Serial CMOS EEPROMs, I2C Synchronous 2-Wire Bus |
| SLA24C164-S-3 | 16 Kbit 2048 x 8 bit Serial CMOS EEPROMs, I2C Synchronous 2-Wire Bus |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SLA24C164-D/P | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:16 Kbit 2048 x 8 bit Serial CMOS EEPROMs, I2C Synchronous 2-Wire Bus, Page Protection Mode |
| SLA24C164-D-3 | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:16 Kbit 2048 x 8 bit Serial CMOS EEPROMs, I2C Synchronous 2-Wire Bus |
| SLA24C164-D-3/P | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:16 Kbit 2048 x 8 bit Serial CMOS EEPROMs, I2C Synchronous 2-Wire Bus, Page Protection Mode |
| SLA24C164-S | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:16 Kbit 2048 x 8 bit Serial CMOS EEPROMs, I2C Synchronous 2-Wire Bus |
| SLA24C164-S/P | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:16 Kbit 2048 x 8 bit Serial CMOS EEPROMs, I2C Synchronous 2-Wire Bus, Page Protection Mode |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。