參數(shù)資料
型號(hào): SI5315B-C-GMR
廠商: Silicon Laboratories Inc
文件頁(yè)數(shù): 28/54頁(yè)
文件大?。?/td> 0K
描述: IC CLOCK MULT 8KHZ-125MHZ 36QFN
應(yīng)用說(shuō)明: SI5315/17 Crystal Selection AppNote
標(biāo)準(zhǔn)包裝: 250
系列: DSPLL®
類型: 時(shí)鐘/頻率倍增器,抖動(dòng)衰減器,多路復(fù)用器
PLL: 無(wú)
主要目的: 以太網(wǎng),SONET/SDH/PDH,電信
輸入: CML,CMOS,LVDS,LVPECL
輸出: CML,CMOS,LVDS,LVPECL
電路數(shù): 1
比率 - 輸入:輸出: 2:2
差分 - 輸入:輸出: 是/是
頻率 - 最大: 125MHz
電源電壓: 1.71 V ~ 3.63 V
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 36-VFQFN 裸露焊盤
供應(yīng)商設(shè)備封裝: 36-QFN(6x6)
包裝: 帶卷 (TR)
Si5315
34
Rev. 1.0
6. High-Speed I/O
6.1. Input Clock Buffers
The Si5315 provides differential inputs for the CKINn clock inputs. These inputs are internally biased to a common
mode voltage [see Table 2, “DC Characteristics”] and can be driven by either a single-ended or differential source.
Figure 11 through Figure 14 show typical interface circuits for LVPECL, CML, LVDS, or CMOS input clocks. Note
that the jitter generation improves for higher levels on CKINn (within the limits in Table 3, “AC Characteristics”).
AC coupling the input clocks is recommended because it removes any issue with common mode input voltages.
However, either ac or dc coupling is acceptable. Figures 11 and 12 show various examples of different input
termination arrangements. Unused inputs can be left unconnected.
Figure 11. Differential LVPECL Termination
Figure 12. Single-ended LVPECL Termination
40 k
C
±
CKIN
_
CKIN +
VICM
300
130
3.3 V
82
Si5315
LVPECL
Driver
40 k
40 k
C
CKIN
_
CKIN +
VICM
300
130
3.3 V
82
Si5315
Driver
40 k
±
相關(guān)PDF資料
PDF描述
VE-B5N-IU CONVERTER MOD DC/DC 18.5V 200W
VI-2NZ-MY-S CONVERTER MOD DC/DC 2V 20W
VE-B5M-IU CONVERTER MOD DC/DC 10V 200W
VI-2NZ-MX-S CONVERTER MOD DC/DC 2V 30W
MC1489AMG IC LINE RECEIVER QUAD 14-SOEIAJ
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
SI5315-C 制造商:AUK 制造商全稱:AUK corp 功能描述:IRED
SI5315-C(B) 制造商:AUK 制造商全稱:AUK corp 功能描述:IRED
SI5315-C_1 制造商:AUK 制造商全稱:AUK corp 功能描述:IRED
SI5315-CB 制造商:AUK 制造商全稱:AUK corp 功能描述:IRED
SI5315-DS 制造商:AUK 制造商全稱:AUK corp 功能描述:High Speed IRED