4.1. I2C Interface To e" />
參數(shù)資料
型號(hào): SI52142-A01AGM
廠商: Silicon Laboratories Inc
文件頁(yè)數(shù): 3/22頁(yè)
文件大小: 0K
描述: IC CLK GENERATOR 200MHZ 24QFN
特色產(chǎn)品: PCI-Express
標(biāo)準(zhǔn)包裝: 92
系列: PCI Express® (PCIe)
類型: 時(shí)鐘/頻率發(fā)生器,扇出緩沖器(分配),多路復(fù)用器
PLL:
主要目的: PCI Express(PCIe)
輸入: 時(shí)鐘,晶體
輸出: HCSL,LVCMOS
電路數(shù): 1
比率 - 輸入:輸出: 1:3
差分 - 輸入:輸出: 無(wú)/是
頻率 - 最大: 200MHz
電源電壓: 3.135 V ~ 3.465 V
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 24-WFQFN 裸露焊盤
供應(yīng)商設(shè)備封裝: 24-QFN(4x4)
包裝: 托盤
其它名稱: 336-2157
SI52142A01A-GM
SI52142A01AGM
Si52142
Rev 1.2
11
4. Control Registers
4.1. I2C Interface
To enhance the flexibility and function of the clock synthesizer, an I2C interface is provided. Through the I2C
Interface, various device functions are available, such as individual clock enablement. The registers associated
with the I2C Interface initialize to their default setting at power-up. The use of this interface is optional. Clock device
register changes are normally made at system initialization, if any are required. Power management functions can
only be programed in program mode and not in normal operation modes.
4.2. Data Protocol
The clock driver I2C protocol accepts byte write, byte read, block write, and block read operations from the
controller. For block write/read operation, access the bytes in sequential order from lowest to highest (most
significant bit first) with the ability to stop after any complete byte is transferred. For byte write and byte read
operations, the system controller can access individually indexed bytes.
The block write and block read protocol is outlined in Table 6 while Table 7 outlines byte write and byte read
protocol. The slave receiver address is 11010110 (D6h).
Table 6. Block Read and Block Write Protocol
Block Write Protocol
Block Read Protocol
Bit
Description
Bit
Description
1
Start
1
Start
8:2
Slave address—7 bits
8:2
Slave address—7 bits
9
Write
9
Write
10
Acknowledge from slave
10
Acknowledge from slave
18:11
Command Code—8 bits
18:11
Command Code—8 bits
19
Acknowledge from slave
19
Acknowledge from slave
27:20
Byte Count—8 bits
20
Repeat start
28
Acknowledge from slave
27:21
Slave address—7 bits
36:29
Data byte 1—8 bits
28
Read = 1
37
Acknowledge from slave
29
Acknowledge from slave
45:38
Data byte 2—8 bits
37:30
Byte Count from slave—8 bits
46
Acknowledge from slave
38
Acknowledge
....
Data Byte /Slave Acknowledges
46:39
Data byte 1 from slave—8 bits
....
Data Byte N—8 bits
47
Acknowledge
....
Acknowledge from slave
55:48
Data byte 2 from slave—8 bits
....
Stop
56
Acknowledge
....
Data bytes from slave/Acknowledge
....
Data Byte N from slave–8 bits
....
NOT Acknowledge
....
Stop
相關(guān)PDF資料
PDF描述
SI52143-A01AGM IC CLK GEN QUAD PCIE 24QFN
SI52144-A01AGM IC CLK GENERATOR 100MHZ 24QFN
SI5315A-C-GM IC CLK MULT 8KHZ-644.53MHZ 36QFN
SI5319A-C-GM IC CLOCK MULT/ATTENUATOR 36QFN
SI5324A-C-GM IC CLOCK MULT VARI FREQ 36VQFN
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
Si52142A01A-GM 功能描述:時(shí)鐘發(fā)生器及支持產(chǎn)品 RoHS:否 制造商:Silicon Labs 類型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數(shù)量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-56
Si52142-A01AGMR 功能描述:時(shí)鐘發(fā)生器及支持產(chǎn)品 PCIe family,2 output PCIe G3, 25MHz input RoHS:否 制造商:Silicon Labs 類型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數(shù)量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-56
Si52143-A01AGM 功能描述:時(shí)鐘發(fā)生器及支持產(chǎn)品 PCIe G2 4 output from 25MHz input RoHS:否 制造商:Silicon Labs 類型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數(shù)量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-56
Si52143-A01AGMR 功能描述:時(shí)鐘發(fā)生器及支持產(chǎn)品 PCIe G2 4 output from 25MHz input RoHS:否 制造商:Silicon Labs 類型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數(shù)量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-56
SI52144 制造商:SILABS 制造商全稱:SILABS 功能描述:PCI-EXPRESS GEN 1, GEN 2, & GEN 3 CLOCK QUAD OUTPUT GENERATOR