CL: Crystal load capacitance CLe: Actual load" />
參數(shù)資料
型號: SI52142-A01AGM
廠商: Silicon Laboratories Inc
文件頁數(shù): 21/22頁
文件大小: 0K
描述: IC CLK GENERATOR 200MHZ 24QFN
特色產(chǎn)品: PCI-Express
標(biāo)準包裝: 92
系列: PCI Express® (PCIe)
類型: 時鐘/頻率發(fā)生器,扇出緩沖器(分配),多路復(fù)用器
PLL:
主要目的: PCI Express(PCIe)
輸入: 時鐘,晶體
輸出: HCSL,LVCMOS
電路數(shù): 1
比率 - 輸入:輸出: 1:3
差分 - 輸入:輸出: 無/是
頻率 - 最大: 200MHz
電源電壓: 3.135 V ~ 3.465 V
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 24-WFQFN 裸露焊盤
供應(yīng)商設(shè)備封裝: 24-QFN(4x4)
包裝: 托盤
其它名稱: 336-2157
SI52142A01A-GM
SI52142A01AGM
Si52142
8
Rev 1.2
CL: Crystal load capacitance
CLe: Actual loading seen by crystal using standard value trim capacitors
Ce: External trim capacitors
Cs: Stray capacitance (terraced)
Ci : Internal capacitance (lead frame, bond wires, etc.)
2.2. OE Pin Definition
The OE pins are active high inputs used to enable and disable the output clocks. To enable the output clock, the OE
pin needs to be logic high and the I2C output enable bit needs to be logic high. There are two methods to disable
the output clocks: the OE is pulled to a logic low, or the I2C enable bit is set to a logic low. The OE pins is required
to be driven at all time and even though it has an internally 100 k
resistor.
2.3. OE Assertion
The OE signals are active high input used for synchronous stopping and starting the output clocks respectively while
the rest of the clock generator continues to function. The assertion of the OE signal by making it logic high causes
stopped respective output clocks to resume normal operation. No short or stretched clock pulses are produced when
the clock resumes. The maximum latency from the assertion to active outputs is no more than two to six output clock
cycles.
2.4. OE Deassertion
When the OE pin is deasserted by making its logic low, the corresponding output clocks are stopped cleanly, and
the final output state is driven low.
2.5. SS[1:0] Pin Definition
SS[1:0] are active inputs used to select differential output frequency and enable spread of –0.5% on all DIFF
outputs as per Table 5.
Table 5. SS0 and SS1 Frequency/Spread Selection
SS1
SS0
Differential
Frequency
Differential
Spread
Configuration
0
100 MHz
Spread Off
Default
0
1
100 MHz
–0.50%
1
0
125 MHz
Spread Off
1
200 MHz
Spread Off
Load Capacitance (each side)
Total Capacitance (as seen by the crystal)
Ce = 2 x CL – (Cs + Ci)
Ce1 + Cs1 + Ci1
1
+
Ce2 + Cs2 + Ci2
1
()
1
=
CLe
相關(guān)PDF資料
PDF描述
SI52143-A01AGM IC CLK GEN QUAD PCIE 24QFN
SI52144-A01AGM IC CLK GENERATOR 100MHZ 24QFN
SI5315A-C-GM IC CLK MULT 8KHZ-644.53MHZ 36QFN
SI5319A-C-GM IC CLOCK MULT/ATTENUATOR 36QFN
SI5324A-C-GM IC CLOCK MULT VARI FREQ 36VQFN
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
Si52142A01A-GM 功能描述:時鐘發(fā)生器及支持產(chǎn)品 RoHS:否 制造商:Silicon Labs 類型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數(shù)量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-56
Si52142-A01AGMR 功能描述:時鐘發(fā)生器及支持產(chǎn)品 PCIe family,2 output PCIe G3, 25MHz input RoHS:否 制造商:Silicon Labs 類型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數(shù)量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-56
Si52143-A01AGM 功能描述:時鐘發(fā)生器及支持產(chǎn)品 PCIe G2 4 output from 25MHz input RoHS:否 制造商:Silicon Labs 類型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數(shù)量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-56
Si52143-A01AGMR 功能描述:時鐘發(fā)生器及支持產(chǎn)品 PCIe G2 4 output from 25MHz input RoHS:否 制造商:Silicon Labs 類型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數(shù)量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-56
SI52144 制造商:SILABS 制造商全稱:SILABS 功能描述:PCI-EXPRESS GEN 1, GEN 2, & GEN 3 CLOCK QUAD OUTPUT GENERATOR