- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄9967 > SI5100-H-GL (Silicon Laboratories Inc)IC TXRX SONET/SDH LP HS 195PBGA PDF資料下載
參數(shù)資料
| 型號(hào)： | SI5100-H-GL |
| 廠商： | Silicon Laboratories Inc |
| 文件頁(yè)數(shù)： | 6/40頁(yè) |
| 文件大?。?/td> | 0K |
| 描述： | IC TXRX SONET/SDH LP HS 195PBGA |
| 標(biāo)準(zhǔn)包裝： | 119 |
| 系列： | SiPHY™ |
| 類型： | 收發(fā)器 |
| 驅(qū)動(dòng)器/接收器數(shù)： | 1/1 |
| 規(guī)程： | SONET/SDH |
| 電源電壓： | 1.71 V ~ 1.89 V |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 195-LBGA |
| 供應(yīng)商設(shè)備封裝： | 195-BGA（15x15） |
| 包裝： | 托盤(pán) |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)當(dāng)前第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)
Si5100
14
Rev. 1.5
4. Functional Description
The Si5100 transceiver is a low-power fully-integrated
serializer/deserializer that provides significant margin to
all
SONET/SDH
jitter
specifications.
The
device
operates from 2.41–2.7 Gbps making it suitable for OC-
48/STM-16
applications
and
OC-48/STM-16
applications that use 255/238 or 255/237 forward error
correction
(FEC)
coding.
The
low-speed
receive/transmit interface uses a low-power parallel
LVDS interface compatible with LVPECL.
5. Receiver
The receiver within the Si5100 includes a precision
limiting
amplifier,
a
jitter-tolerant
clock
and
data
recovery
unit
(CDR),
and
a
1:16
demultiplexer.
Programmable data slicing level and sampling phase
adjustment are provided to support bit-error-rate (BER)
optimization for long-haul applications.
5.1. Receiver Differential Input Circuitry
The receiver serial input provides proper termination
and biasing through two resistor dividers internal to the
device. The active circuitry has high-impedance inputs
and provides sufficient gain for the clock and data
recovery unit to recover the serial data. The input bias
levels are optimized for jitter tolerance and input
sensitivity and are typically not dc compatible with
standard I/Os; simply ac couple the data lines as shown
5.2. Limiting Amplifier
The Si5100 incorporates a limiting amplifier with
sufficient
gain
to
directly
accept
the
output
of
transimpedance amplifiers.
The limiting amplifier provides sufficient gain to fully
saturate with input signals that are greater than 30 mV
peak-to-peak differential. In addition, input signals up to
2 V
peak-to-peak
differential
do
not
cause
any
performance degradation.
5.2.1. Receiver Signal Amplitude Monitoring
The Si5100 limiting amplifier includes circuitry that
monitors the amplitude of the receiver differential input
signal (RXDIN). The RXAMPMON output provides an
analog output signal that is proportional to the input
signal amplitude. The signal is enabled when slice
mode is asserted. The voltage on the RXAMPMON
output is nominally equal to one-half of the differential
peak-to-peak signal amplitude of RXDIN as shown in
Equation 1
The receiver signal amplitude monitoring circuit is also
used in the generation of the loss-of-signal alarm (LOS).
5.2.2. Loss-of-Signal Alarm (LOS)
The Si5100 can be configured to activate a loss-of-
signal alarm output (LOS) when the RXDIN input
amplitude drops below a programmable threshold level.
An appropriate level of hysteresis prevents unnecessary
switching on LOS.
The LOS threshold level is set by applying a dc voltage
to the LOSLVL input. The mapping of the voltage on the
LOSLVL pin to the LOS threshold level depends on the
state of the SLICEMODE input. (The SLICEMODE input
is used to select either absolute slice mode or
proportional slice mode operation.)
The
LOSLVL
mapping
for
absolute
slice
mode
(SLICEMODE = 0) is given in Figure 4. The linear
region of the assert can be approximated by the
following equation:
Equation 2
where VLOS is the differential PK-PK LOS threshold
referred to the RXDIN input, and VLOSLVL is the voltage
applied to the LOSLVL pin.
The linear region of the de-assert curve can be
approximated by the following equation:
Equation 3
The LOSLVL mapping for proportional slice mode
(SLICEMODE = 1) is given in Figure 6 on page 17. The
linear region of the assert can be approximated by the
following equation:
Equation 4
where VLOS is the differential pk–pk LOS threshold
referred to the RXDIN input, and VLOSLVL is the voltage
applied to the LOSLVL pin.
The linear region of the de-assert curve can be
approximated by the following equation:
Equation 5
The LOS detection circuitry is disabled by tieing the
LOSLVL input to VREF. This forces the LOS output
high.
V
RXAMPMON
V
RXDIN PP
.566
V
LOS
V
LOSLVL
.958
V
LOS
V
LOSLVL
.762
V
LOS
V
LOSLVL
.61
V
LOS
V
LOSLVL
.72
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| IDT72V3650L7-5BB | IC FIFO SS 2048X36 7-5NS 144BGA |
| MS27513E22F21PB | CONN RCPT 21POS BOX MNT W/PINS |
| MS27472T10F13PA | CONN RCPT 13POS WALL MT W/PINS |
| VI-25B-IW-F4 | CONVERTER MOD DC/DC 95V 100W |
| VE-21J-MX-F2 | CONVERTER MOD DC/DC 36V 75W |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SI-51010-F | 制造商:Bel Fuse 功能描述:- Trays |
| SI-51011-F | 制造商:BEL 制造商全稱:Bel Fuse Inc. 功能描述:SI-51011-F |
| SI-51012-F | 制造商:BEL 制造商全稱:Bel Fuse Inc. 功能描述:SI-51012-F |
| SI-51013-F | 制造商:Bel Fuse 功能描述:- Bulk |
| SI-51014-F | 功能描述:CONN MAGJACK 1PT GIGABIT SHLD RoHS:是 類別:連接器，互連式 >> 模塊 - 帶磁性元件的插座 系列:MagJack® ST SI-50000 標(biāo)準(zhǔn)包裝:63 系列:Mag45 連接器類型:RJ45 端口數(shù):1 行數(shù):1 安裝類型:面板安裝，通孔，直角 速度:10/100 Base-T 板上方高度:0.555"（14.10mm） LED 顏色:綠 - 綠 每一插座芯體的數(shù)目:5 屏蔽:屏蔽 翼片方向:上 特點(diǎn):板鎖 包裝:托盤(pán) |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。