- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄2016 > SI5013-D-GM (Silicon Laboratories Inc)IC CLOCK/DATA RECOVERY 28MLP PDF資料下載
參數(shù)資料
| 型號： | SI5013-D-GM |
| 廠商： | Silicon Laboratories Inc |
| 文件頁數(shù)： | 5/26頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC CLOCK/DATA RECOVERY 28MLP |
| 標(biāo)準(zhǔn)包裝： | 60 |
| 系列： | DSPLL® |
| 類型： | 時鐘和數(shù)據(jù)恢復(fù)（CDR） |
| PLL： | 是 |
| 主要目的： | SONET/SDH，ATM 應(yīng)用 |
| 輸入： | 時鐘 |
| 輸出： | CML |
| 電路數(shù)： | 1 |
| 比率 - 輸入:輸出： | 1:2 |
| 差分 - 輸入:輸出： | 是/是 |
| 頻率 - 最大： | 675MHz |
| 電源電壓： | 3.135 V ~ 3.465 V |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 28-VFQFN 裸露焊盤 |
| 供應(yīng)商設(shè)備封裝： | 28-MLP-EP（5x5） |
| 包裝： | 管件 |
| 其它名稱： | 336-1277 |
第1頁第2頁第3頁第4頁當(dāng)前第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁
Si5013
Rev. 1.6
13
eliminates the need to externally configure the device to
operate with a particular reference clock. The REFCLK
frequency should be 19.44, 77.76, or 155.52 MHz with a
frequency accuracy of ±100 ppm.
4.6. Lock Detect
The Si5013 provides lock-detect circuitry that indicates
whether the PLL has achieved frequency lock with the
incoming data. The operation of the lock-detector
depends on the reference clock option used.
When an external reference clock is provided, the circuit
compares the frequency of a divided-down version of
the recovered clock with the frequency of the applied
reference clock (REFCLK). If the recovered clock
frequency deviates from that of the reference clock by
the amount specified in Table 4 on page 9, the PLL is
declared out of lock, and the loss-of-lock (LOL) pin is
asserted. In this state, the PLL will periodically try to
reacquire lock with the incoming data stream. During
reacquisition, the recovered clock frequency (CLKOUT)
drifts over a ±600 ppm range relative to the applied
reference clock and the LOL output alarm may toggle
until the PLL has reacquired frequency lock. Due to the
low noise and stability of the DSPLL, there is the
possibility that the PLL will not drift enough to render an
out-of-lock condition, even if the data is removed from
inputs.
In applications requiring a more stable output clock
during out-of-lock conditions, the lock-to-reference
(LTR) input can be used to force the PLL to lock to the
externally supplied reference.
In the absence of an external reference, the lock detect
circuitry uses a data quality measure to determine when
frequency lock has been lost with the incoming data
stream. During reacquisition, CLKOUT may vary by
approximately ±10% from the nominal data rate.
4.7. Lock-to-Reference
The LTR input can be used to force a stable output
clock when an alarm condition, like LOS, exists. In
typical applications, the LOS output is tied to the LTR
input to force a stable output clock when the input data
signal is lost. When LTR is asserted, the DSPLL is
prevented from acquiring the data signal present on
DIN. The operation of the LTR control input depends on
which reference clocking mode is used.
When an external reference clock is present, assertion
of LTR forces the DSPLL to lock CLKOUT to the
provided reference. If no external reference clock is
used, LTR forces the DSPLL to hold the digital
frequency control input to the VCO at the last value.
This produces a stable output clock as long as supply
and temperature are constant.
4.8. Loss-of-Signal (LOS)
The Si5013 indicates a loss-of-signal condition on the
LOS output pin when the input peak-to-peak signal level
on DIN falls below an externally controlled threshold.
The LOS threshold range is specified in Table 3 on
page 8 and is set by applying a voltage on the LOS_LVL
pin. The graph in Figure 6 illustrates the LOS_LVL
mapping to the LOS threshold. The LOS output is
asserted when the input signal drops below the
programmed peak-to-peak value. If desired, the LOS
function may be disabled by grounding LOS_LVL or by
adjusting LOS_LVL to be less than 1 V.
Note: The LOS circuit is designed to only work with pseudo-
random, dc-balanced data.
Figure 6. LOS_LVL Mapping
Figure 7. LOS Signal Hysteresis
In many applications it is desirable to produce a fixed
amount of signal hysteresis for an alarm indicator such
as LOS, since a marginal data input signal could cause
intermittent toggling, leading to false alarm status.
When it is anticipated that very low-level DIN signals will
be encountered, the introduction of an adequate
amount of LOS hysteresis is recommended to minimize
any undesirable LOS signal toggling. Figure 7 illustrates
a simple circuit that may be used to set a fixed level of
40mV/V
0 mV
0 V
LOS_LVL (V)
LOS
Th
res
h
old
(m
V
PP
)
30 mV
2.25 V
1.50 V
1.00 V
15 mV
LOS
D
isable
d
LO
S
Un
de
fi
ne
d
1.875 V
40 mV
2.50 V
LOS Limited by Device Noise
9
3
LOS
LOS_LVL
R1
R2
10k
Si5013
CDR
LOS Alarm
Set LOS
Level
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SI5017-D-GM | IC CLOCK/DATA RECOVERY 28MLP |
| SI5018-B-GM | IC CLOCK/DATA RECOVERY 20-QFN |
| SI5020-B-GM | IC CLK DATA REC SONET/SDH 20-QFN |
| SI5023-D-GM | IC CLOCK/DATA RECVRY W/AMP 28MLP |
| SI52142-A01AGM | IC CLK GENERATOR 200MHZ 24QFN |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SI5013-D-GMR | 功能描述:時鐘發(fā)生器及支持產(chǎn)品 OC-3/12 STM-1/4 Sonet/SDH CDR RoHS:否 制造商:Silicon Labs 類型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數(shù)量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-56 |
| SI5013-EVB | 功能描述:時鐘和定時器開發(fā)工具 SNT/SDH OC3/12 STM1/ w/limit amp 3.3V RoHS:否 制造商:Texas Instruments 產(chǎn)品:Evaluation Modules 類型:Clock Conditioners 工具用于評估:LMK04100B 頻率:122.8 MHz 工作電源電壓:3.3 V |
| SI5013-X-GM | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:OC-12/3, STM-4/1 SONET/SDH CDR IC WITH LIMITING AMPLIFIER |
| SI-50141-F | 功能描述:CONN MAGJACK 1PT 10/100BTX G/Y RoHS:是 類別:連接器，互連式 >> 模塊 - 帶磁性元件的插座 系列:MagJack® ST SI-50000 標(biāo)準(zhǔn)包裝:63 系列:Mag45 連接器類型:RJ45 端口數(shù):1 行數(shù):1 安裝類型:面板安裝，通孔，直角 速度:10/100 Base-T 板上方高度:0.555"（14.10mm） LED 顏色:綠 - 綠 每一插座芯體的數(shù)目:5 屏蔽:屏蔽 翼片方向:上 特點:板鎖 包裝:托盤 |
| SI-50142 | 制造商:BEL 制造商全稱:Bel Fuse Inc. 功能描述:SI-50142 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。