參數資料
| 型號： | SI3230-KT |
| 廠商： | Silicon Laboratories Inc |
| 文件頁數： | 26/108頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC SLIC PROG 1-CH 38TSSOP |
| 標準包裝： | 50 |
| 系列： | ProSLIC® |
| 功能： | 用戶線路接口概念（SLIC） |
| 接口： | SPI |
| 電路數： | 1 |
| 電源電壓： | 3.13 V ~ 5.25 V |
| 電流 - 電源： | 88mA |
| 功率（瓦特）： | 700mW |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 38-TFSOP（0.173"，4.40mm 寬） |
| 供應商設備封裝： | 38-TSSOP |
| 包裝： | 管件 |
| 包括： | DTMF 生成和解碼，FSK 生成 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁當前第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁
Si3230
24
Preliminary Rev. 0.96
Not
Recommended
fo
r N
ew
D
esi
gn
s
voltage to the dc-dc converter external circuitry. If an
overload condition is detected, the PWM controller will
turn off the switching transistor for the remainder of a
PWM
period
to
prevent
damage
to
external
components. It is important that the proper value of R18
be selected to ensure safe operation. Guidance is given
in Application Note 45 (AN45).
The PWM controller operates at a frequency set by the
dc-dc Converter PWM register (direct Register 92).
During a PWM period the outputs of the control pins
DCDRV and DCFF are asserted for a time given by the
read-only
PWM
Pulse
Width
register
(direct
Register 94).
The dc-dc converter must be off for some time in each
cycle to allow the inductor or transformer to transfer its
stored energy to the output capacitor, C9. This minimum
off time can be set through the dc-dc Converter
Switching Delay register, (direct Register 93). The
number of 16.384 MHz clock cycles that the controller is
off is equal to DCTOF (bits 0 through 4) plus 4. If the dc
Monitor pins detect an overload condition, the dc-dc
converter interrupts its conversion cycles regardless of
the register settings to prevent component damage.
These inputs should be calibrated by writing the DCCAL
bit (bit 7) of the dc-dc Converter Switching Delay
register, direct Register 93, after the dc-dc converter
has been turned on.
Because the Si3230 dynamically regulates its own
battery supply voltage using the dc-dc converter
controller, the battery voltage (VBAT) is offset from the
negative-most terminal by a programmable voltage
(VOV) to allow voltage headroom for carrying audio
signals.
As mentioned previously, the Si3230 dynamically
adjusts VBAT to suit the particular circuit requirement. To
illustrate this, the behavior of VBAT in the active state is
shown in Figure 10. In the active state, the TIP-to-RING
open circuit voltage is kept at VOC in the constant
voltage region while the regulator output voltage, VBAT =
VCM + VOC + VOV.
When the loop current attempts to exceed ILIM, the dc
line driver circuit enters constant current mode allowing
the TIP to RING voltage to track RLOOP. As the TIP
terminal is kept at a constant voltage, it is the RING
terminal voltage that tracks RLOOP and, as a result, the
|VBAT| voltage will also track RLOOP. In this state, |VBAT|
= ILIM x RLOOP + VCM +VOV. As RLOOP decreases below
the VOC/ILIM mark, the regulator output voltage can
continue to track RLOOP (TRACK = 1), or the RLOOP
tracking mechanism is stopped when |VBAT| = |VBATL|
(TRACK = 0). The former case is the more common
application
and
provides
the
maximum
power
dissipation savings. In principle, the regulator output
voltage can go as low as |VBAT|=VCM+ VOV, offering
significant power savings.
When TRACK = 0, |VBAT| will not decrease below
VBATL. The RING terminal voltage, however, continues
to
decrease with
decreasing
RLOOP. The power
dissipation on the NPN bipolar transistor driving the
RING terminal can become large and may require a
higher power rating device. The non-tracking mode of
operation is required by specific terminal equipment
which, in order to initiate certain data transmission
modes, goes briefly on-hook to measure the line voltage
to determine whether there is any other off-hook
terminal equipment on the same line. TRACK = 0 mode
is desired since the regulator output voltage has long
settling time constants (on the order of tens of
milliseconds) and cannot change rapidly for TRACK = 1
mode.
Therefore,
the
brief
on-hook
voltage
measurement would yield approximately the same
voltage as the off-hook line voltage and would cause the
terminal equipment to incorrectly sense another off-
hook terminal.
相關PDF資料 |
PDF描述 |
|---|---|
| SI5010-B-GM | IC CLOCK/DATA RECOVERY LP 20-QFN |
| SI5013-D-GM | IC CLOCK/DATA RECOVERY 28MLP |
| SI5017-D-GM | IC CLOCK/DATA RECOVERY 28MLP |
| SI5018-B-GM | IC CLOCK/DATA RECOVERY 20-QFN |
| SI5020-B-GM | IC CLK DATA REC SONET/SDH 20-QFN |
相關代理商/技術參數 |
參數描述 |
|---|---|
| SI3230-KTR | 制造商:Silicon Laboratories Inc 功能描述: |
| SI3230M-E-FM | 功能描述:射頻無線雜項 Single-Channel SLIC RoHS:否 制造商:Texas Instruments 工作頻率:112 kHz to 205 kHz 電源電壓-最大:3.6 V 電源電壓-最小:3 V 電源電流:8 mA 最大功率耗散: 工作溫度范圍:- 40 C to + 110 C 封裝 / 箱體:VQFN-48 封裝:Reel |
| SI3230M-E-FMR | 功能描述:電信線路管理 IC Single-CH SLIC only DTMF Decoder dc-dc RoHS:否 制造商:STMicroelectronics 產品:PHY 接口類型:UART 電源電壓-最大:18 V 電源電壓-最小:8 V 電源電流:30 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風格:SMD/SMT 封裝 / 箱體:VFQFPN-48 封裝:Tray |
| SI3230M-GT | 制造商:SILABS 制造商全稱:SILABS 功能描述:PROSLIC㈢ PROGRAMMABLE CMOS SLIC WITH RINGING/BATTERY VOLTAGE GENERATION |
| SI3230M-KT | 制造商:SILABS 制造商全稱:SILABS 功能描述:PROSLIC㈢ PROGRAMMABLE CMOS SLIC WITH RINGING/BATTERY VOLTAGE GENERATION |
發(fā)布緊急采購，3分鐘左右您將得到回復。