- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄2016 > SI3068-B-FS (Silicon Laboratories Inc)IC FCC+ EMBEDDED DAA 8SOIC PDF資料下載
參數(shù)資料
| 型號： | SI3068-B-FS |
| 廠商： | Silicon Laboratories Inc |
| 文件頁數(shù)： | 8/40頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC FCC+ EMBEDDED DAA 8SOIC |
| 標(biāo)準(zhǔn)包裝： | 96 |
| 功能： | 直接存取裝置（DAA） |
| 電路數(shù)： | 1 |
| 電流 - 電源： | * |
| 工作溫度： | 0°C ~ 70°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 8-SOIC（0.154"，3.90mm Width）裸露焊盤 |
| 供應(yīng)商設(shè)備封裝： | 8-SOIC-EP |
| 包裝： | 管件 |
| 包括： | 結(jié)帳音調(diào)檢測，線路電壓監(jiān)視器，回路電流監(jiān)視器，過載檢測，振鈴檢測器 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁當(dāng)前第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁
Si3068
16
Rev. 1.0
4.16.2. Type II Caller ID
Type II Caller ID sends the CID data while the phone is
off-hook and is often referred to as caller ID/call waiting
(CID/CW). To receive the CID data while off-hook, use
the following procedure:
1. The Caller Alert Signal (CAS) tone is sent from the
Central Office (CO) and is digitized along with the
line data. The software must detect the presence of
this tone.
2. Since the DAA is the only device on the line and is
Type II CID-compliant, the software must mute its
upstream data output to avoid propagation of its
reply tone and the subsequent CID data. After
muting its upstream data output, the software must
then return an acknowledgement (ACK) tone to the
CO to request the transmission of the CID data.
3. The CO then responds with the CID data, and the
software unmutes the upstream data output and
continues with normal operation.
4. The muting of the upstream data path by the
software mutes the handset in a telephone
application so the user cannot hear the
acknowledgement tone and CID data being sent.
The CID data presented to the software could have up
to a 10% dc offset. The software caller ID decoder must
either use a high-pass or a band-pass filter to accurately
retrieve the caller ID data.
4.17. Gain Control
The Si3068 supports multiple receive gain and transmit
attenuation settings (Register 15). The receive path
supports gains of 0, 3, 6, 9, and 12 dB, as selected with
the ARX[2:0] bits. The receive path can be muted with
the RXM bit. The transmit path supports attenuations of
0, 3, 6, 9, and 12 dB, as selected with the ATX[2:0] bits.
The transmit path can be muted with the TXM bit.
4.18. Sample Rate Converter
The SRC [3:0] bits (Register 7, bits 3:0) are used to
select the sample rate. The following sample rates are
supported: 7200, 8000, 8229, 8400, 9000, 9600, 10286,
12000, 13714, and 16000 Hz.
4.19. Power Management
The Si3068 supports four basic power management
operation modes: normal operation, reset operation,
sleep mode, and full powerdown mode. The power
management modes are controlled by the PDL and
PDN bits (Register 6, bits [4:3]).
Upon powerup or following a reset, the Si3068 is in
reset operation. The PDL bit is set, and the PDN bit is
cleared. The system-side module is fully operational
except for the isolated capacitor link. No communication
between the system side and Si3068 can occur during
reset operation. Register bits associated with the
Si3068 are not valid in this mode.
The most common mode of operation is normal
operation. The PDL and PDN bits are cleared, and the
capacitive link is passing information between the
system side and the Si3068. A valid sample rate must
be programmed before entering this mode.
The Si3068 supports a low-power sleep mode for the
wake-up-on-ring feature of many modems. The sample
rate must be programmed with a valid non-zero value
before enabling sleep mode. The PDN bit must then be
set; the PDL bit cleared. To take the DAA out of sleep
mode, pulse (RESET) low.
In summary, the powerdown sequence for sleep mode
is as follows:
1. SRC[3:0] must have a valid non-zero value.
2. Set the PDN bit (Register 6, bit 3) and clear the PDL
bit (Register 6, bit 4).
The power-up sequence is as follows:
1. Reset the DAA by pulsing the RESET pin.
2. Program registers to required settings.
The Si3068 also supports an additional powerdown
mode. When the PDN and PDL bits are set, the DAA
enters a complete powerdown mode and draws
negligible current (deep sleep mode). Normal operation
is restored using the same process for taking the DAA
out of sleep mode.
4.20. Calibration
The Si3068 initiates an auto-calibration by default when
the device goes off-hook or experiences a loss in line
power. Calibration removes offsets that are present in
the on-chip ADC and could affect the ADC dynamic
range. Auto-calibration is initiated after the DAA dc
termination stabilizes and takes 273 ms to complete.
4.21. Revision Identification
The revision of the system-side module and line-side
(Si3068) can be determined using the REVA[3:0] bits
(Register 11, bits 3:0) and REVB[3:0] bits (Register 13,
bits 5:2), respectively. Table 9 lists the revision values.
Table 9. Si3068 Revision Levels
Si3068 Revision
Si3068 REVB[3:0]
A1000
B1001
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SI3200-BS | IC LINEFEED INTRFC 100V 16SOIC |
| SI3211-KT | IC SLIC/CODEC PROG 1CH 38TSSOP |
| SI3216-FT | IC SLIC/CODEC 1CH 38TSSOP |
| SI3225-G-GQ | IC PROSLIC/CODEC DUAL 64TQFP |
| SI3230-KT | IC SLIC PROG 1-CH 38TSSOP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SI3068-B-FSR | 功能描述:電信線路管理 IC Enhanced V.92 FCC+ Line-Side processors RoHS:否 制造商:STMicroelectronics 產(chǎn)品:PHY 接口類型:UART 電源電壓-最大:18 V 電源電壓-最小:8 V 電源電流:30 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VFQFPN-48 封裝:Tray |
| SI3068-B-FT | 功能描述:IC DAA FCC+ EMBEDDED 10SOIC RoHS:是 類別:集成電路 (IC) >> 接口 - 電信 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS 產(chǎn)品變化通告:Product Discontinuation 06/Feb/2012 標(biāo)準(zhǔn)包裝:750 系列:* |
| SI3068-B-FTR | 制造商:Silicon Laboratories Inc 功能描述:ENHANCED V.92 FCC+ LINE-SIDE F 制造商:Silicon Laboratories Inc 功能描述:ENHANCED V.92 FCC+ LINE-SIDE FOR PROCESSORS - Tape and Reel 制造商:Silicon Laboratories Inc 功能描述:IC DAA FCC+ EMBEDDED 10SOIC |
| SI3069-A-FT | 功能描述:IC DAA FCC+ EMBEDDED 10SOIC RoHS:是 類別:集成電路 (IC) >> 接口 - 電信 系列:* 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS 產(chǎn)品變化通告:Product Discontinuation 06/Feb/2012 標(biāo)準(zhǔn)包裝:750 系列:* |
| SI3069-A-FTR | 制造商:Silicon Laboratories Inc 功能描述:ENHANCED V.92 GLOBAL LINE-SIDE FOR PROCESSORS - Tape and Reel 制造商:Silicon Laboratories Inc 功能描述:IC DAA FCC+ EMBEDDED 10SOIC |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。