- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373378 > SDA9401 (Electronic Theatre Controls, Inc.) Scan Rate Converter using Embedded DRAM Technology Units PDF資料下載
參數(shù)資料
| 型號： | SDA9401 |
| 廠商： | Electronic Theatre Controls, Inc. |
| 英文描述： | Scan Rate Converter using Embedded DRAM Technology Units |
| 中文描述： | 掃描頻率轉(zhuǎn)換器采用嵌入式DRAM技術(shù)股 |
| 文件頁數(shù)： | 45/69頁 |
| 文件大?。?/td> | 1142K |
| 代理商： | SDA9401 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁當前第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁
Micronas
45
Preliminary Data Sheet
SDA 9401
6.8
I2C bus
6.8.1
I2C bus slave address
Write Adress: BCh
Read Adress: BDh
6.8.2
I2C bus format
The SDA 9401 I
2
C bus interface acts as a slave receiver and a slave transmitter and provides two
different access modes (write, read). All modes run with a subaddress auto increment. The interface
supports the normal 100 kHz transmission speed as well as the high speed 400 kHz transmission.
write:
S: Start condition
A: Acknowledge
P: Stop condition
NA: Not Acknowledge
read:
The transmitted data are internally stored in registers. The master has to write a don’t care byte to
the subaddress FFh (store command) to make the register values available for the SDA 9401. To
have a defined time step, where the data will be available, the data are made valid with the incoming
V-sync VIN or with the next OPSTART pulse, which is an internal signal and indicates the start of a
new output cycle. The subaddresses, where the data are made valid with the VIN signal are
indicated in the overview of the subaddresses with VI“, where the data are made valid with the
OPSTART are indicated with OS“. The I2C parameter VISTATUS and OSSTATUS (subaddress
33h) reflect the state of the register values. If these bits are read as ’0’, then the store command was
sent, but the data aren’t made available yet. If these bits are ’1’ then the data were made valid and a
new write or read cycle can start. The bits VISTATUS and OSSTATUS may be checked before
writing or reading new data, otherwise data can be lost by overwriting.
Furthermore the bit NMSTATUS (status of noise measurement: NOISEME). NMSTATUS signalizes
a new value for NOISEME. So if NMSTATUS is read as ’0’ the current noise measurement has not
1 0 1 1 1 1 0 0
1 0 1 1 1 1 0 1
S 1 0 1 1 1 1 0 0 A
Subaddress
A
Data Byte
A
*****
A
P
S 1 0 1 1 1 1 0 0 A
Subaddress
A S 1 0 1 1 1 1 0 1 A
Data Byte
A
Data Byte
NA P
相關PDF資料 |
PDF描述 |
|---|---|
| SDB0530 | Schottky Barrier Diode |
| SDB0540 | Schottky Barrier Diode |
| SDB10100PI | High Voltage Schottky Rectifier |
| SDB10150PI | High Voltage Schottky Rectifier |
| SDB1040PH | Schottky Rectifier |
相關代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SDA9410-B13 | 制造商:MICRONAS 制造商全稱:MICRONAS 功能描述:Display Processor and Scan Rate Converter using Embedded DRAM Technology Units |
| SDA9415-B13 | 制造商:MICRONAS 制造商全稱:MICRONAS 功能描述:Display Processor and Scan Rate Converter |
| SDA9488X | 制造商:MICRONAS 制造商全稱:MICRONAS 功能描述:Cost-effective Picture-In-Picture ICs |
| SDA9489X | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:PIP IV Advanced SOPHISTICUS High-End Picture-In-Picture ICs |
| SDA-95009-F | 制造商:MOLEX 制造商全稱:Molex Electronics Ltd. 功能描述:Modular Jack, Right Angle, 6/4, Panel Stops |
發(fā)布緊急采購，3分鐘左右您將得到回復。