- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄374738 > SCH-V (Sharp Corporation) 8 M-bit (1 MB x 8) Smart 5 PDF資料下載
參數(shù)資料
| 型號(hào)： | SCH-V |
| 廠商： | Sharp Corporation |
| 英文描述： | 8 M-bit (1 MB x 8) Smart 5 |
| 中文描述： | 8 M位（1字節(jié)× 8）智能5 |
| 文件頁(yè)數(shù)： | 15/40頁(yè) |
| 文件大?。?/td> | 266K |
| 代理商： | SCH-V |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)當(dāng)前第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)
LH28F008SC-V/SCH-V
When the set lock-bit operation is complete, status
register bit SR.4 should be checked. If an error is
detected, the status register should be cleared. The
CUI will remain in read status register mode until a
new command is issued.
This two-step sequence of set-up followed by
execution ensures that lock-bits are not accidentally
set. An invalid Set Block or Master Lock-Bit
command will result in status register bits SR.4 and
SR.5 being set to "1". Also, reliable operations
occur only when V
CC
= V
CC1/2
and V
PP
= V
PPH1/2
.
In the absence of this high voltage, lock-bit contents
are protected against alteration.
A successful set block lock-bit operation requires
that the master lock-bit be cleared or, if the master
lock-bit is set, that RP# = V
HH
. If it is attempted
with the master lock-bit set and RP# = V
IH
, SR.1
and SR.4 will be set to "1" and the operation will
fail. Set block lock-bit operations while V
IH
< RP# <
V
HH
produce spurious results and should not be
attempted. A successful set master lock-bit
operation requires that RP# = V
HH
. If it is attempted
with RP# = V
IH
, SR.1 and SR.4 will be set to "1"
and the operation will fail. Set master lock-bit
operations with V
IH
< RP# < V
HH
produce spurious
results and should not be attempted.
4.10 Clear Block Lock-Bits Command
All set block lock-bits are cleared in parallel via the
Clear Block Lock-Bits command. With the master
lock-bit not set, block lock-bits can be cleared using
only the Clear Block Lock-Bits command. If the
master lock-bit is set, clearing block lock-bits
requires both the Clear Block Lock-Bits command
and V
HH
on the RP# pin. See
Table 5
for a
summary of hardware and software write protection
options.
Clear block lock-bits operation is executed by a
two-cycle command sequence. A clear block lock-
bits setup is first written. After the command is
written, the device automatically outputs status
register data when read (see
Fig. 8
). The CPU can
detect completion of the clear block lock-bits event
by analyzing the RY/BY# pin output or status
register bit SR.7.
When the operation is complete, status register bit
SR.5 should be checked. If a clear block lock-bits
error is detected, the status register should be
cleared. The CUI will remain in read status register
mode until another command is issued.
This two-step sequence of set-up followed by
execution ensures that block lock-bits are not
accidentally cleared. An invalid Clear Block Lock-
Bits command sequence will result in status register
bits SR.4 and SR.5 being set to "1". Also, a reliable
clear block lock-bits operation can only occur when
V
CC
= V
CC1/2
and V
PP
= V
PPH1/2
. If a clear block
lock-bits operation is attempted while V
PP
≤
V
PPLK
,
SR.3 and SR.5 will be set to "1". In the absence of
this high voltage, the block lock-bit contents are
protected against alteration. A successful clear
block lock-bits operation requires that the master
lock-bit is not set or, if the master lock-bit is set,
that RP# = V
HH
. If it is attempted with the master
lock-bit set and RP# = V
IH
, SR.1 and SR.5 will be
set to "1" and the operation will fail. A clear block
lock-bits operation with V
IH
< RP# < V
HH
produce
spurious results and should not be attempted.
If a clear block lock-bits operation is aborted due to
V
PP
or V
CC
transition out of valid range or RP#
active transition, block lock-bit values are left in an
undetermined state. A repeat of clear block lock-bits
is required to initialize block lock-bit contents to
known values. Once the master lock-bit is set, it
cannot be cleared.
- 15 -
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SCH10000 | High Voltage,High Density Standard Recovery Rectifier(反向電壓10000V，溫度55℃時(shí)平均整流電流0.5A,高壓，高密度，標(biāo)準(zhǔn)恢復(fù)整流器) |
| SCH15000 | High Voltage,High Density Standard Recovery Rectifier(反向電壓15000V，溫度55℃時(shí)平均整流電流0.5A,高壓，高密度，標(biāo)準(zhǔn)恢復(fù)整流器) |
| SCH20000 | High Voltage,High Density Standard Recovery Rectifier(反向電壓20000V，溫度55℃時(shí)平均整流電流0.5A,高壓，高密度，標(biāo)準(zhǔn)恢復(fù)整流器) |
| SCH25000 | High Voltage,High Density Standard Recovery Rectifier(反向電壓25000V，溫度55℃時(shí)平均整流電流0.5A,高壓，高密度，標(biāo)準(zhǔn)恢復(fù)整流器) |
| SCH5000 | High Voltage,High Density Standard Recovery Rectifier(反向電壓5000V，溫度55℃時(shí)平均整流電流0.5A,高壓，高密度，標(biāo)準(zhǔn)恢復(fù)整流器) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SCI0100600 | 制造商:CELDUC 制造商全稱:celduc-relais 功能描述:IGBT BASED DC SOLID-STATE RELAY |
| SCI0251700 | 制造商:CELDUC 制造商全稱:celduc-relais 功能描述:IGBT BASED DC SOLID-STATE RELAY |
| SCI0402S | 制造商:SUPERWORLD 制造商全稱:Superworld Electronics 功能描述:WIREWOUND CHIP INDUCTORS |
| SCI0402S_10 | 制造商:SUPERWORLD 制造商全稱:Superworld Electronics 功能描述:WIREWOUND CHIP INDUCTORS |
| SCI0402S-10NF | 制造商:SUPERWORLD 制造商全稱:Superworld Electronics 功能描述:WIREWOUND CHIP INDUCTORS |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。