- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄372122 > SC16C652IB48 (NXP SEMICONDUCTORS) Dual UART with 32 bytes of transmit and receive FIFOs PDF資料下載
參數(shù)資料
| 型號： | SC16C652IB48 |
| 廠商： | NXP SEMICONDUCTORS |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | Dual UART with 32 bytes of transmit and receive FIFOs |
| 中文描述： | 2 CHANNEL(S), 5M bps, SERIAL COMM CONTROLLER, PQFP48 |
| 封裝： | 7 X 7 MM, 1.40 MM HEIGHT, MS-026, SOT313-2, LQFP-48 |
| 文件頁數(shù)： | 21/41頁 |
| 文件大?。?/td> | 575K |
| 代理商： | SC16C652IB48 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁當(dāng)前第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁
Philips Semiconductors
SC16C652
Dual UART with 32 bytes of transmit and receive FIFOs
Product data
Rev. 04 — 20 June 2003
21 of 41
9397 750 11634
Koninklijke Philips Electronics N.V. 2003. All rights reserved.
7.5 Line Control Register (LCR)
The Line Control Register is used to specify the asynchronous data communication
format. The word length, the number of stop bits, and the parity are selected by
writing the appropriate bits in this register.
Table 16:
Bit
7
Line Control Register bits description
Symbol
Description
LCR[7]
Divisor latch enable. The internal baud rate counter latch and
Enhance Feature mode enable.
Logic 0 = Divisor latch disabled (normal default condition).
Logic 1 = Divisor latch enabled.
LCR[6]
Set break. When enabled, the Break control bit causes a break
condition to be transmitted (the TX output is forced to a logic 0
state). This condition exists until disabled by setting LCR[6] to a
logic 0.
Logic 0 = no TX break condition (normal default condition)
Logic 1 = forces the transmitter output (TX) to a logic 0 for
alerting the remote receiver to a line break condition.
LCR[5-3]
Programs the parity conditions (see
Table 17
).
LCR[2]
Stop bits. The length of stop bit is specified by this bit in
conjunction with the programmed word length (see
Table 18
).
Logic 0 or cleared = default condition.
LCR[1-0]
Word length bits 1, 0. These two bits specify the word length to be
transmitted or received (see
Table 19
).
Logic 0 or cleared = default condition.
6
5-3
2
1-0
Table 17:
LCR[5]
X
X
0
0
1
LCR[5-3] parity selection
LCR[4]
X
0
1
0
1
LCR[3]
0
1
1
1
1
Parity selection
no parity
ODD parity
EVEN parity
forced parity ‘1’
forced parity ‘0’
Table 18:
LCR[2]
0
1
1
LCR[2] stop bit length
Word length
5, 6, 7, 8
5
6, 7, 8
Stop bit length (bit times)
1
1-
1
2
2
Table 19:
LCR[1]
0
0
1
1
LCR[1-0] word length
LCR[0]
0
1
0
1
Word length
5
6
7
8
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SC16C654IB64 | Quad UART with 64-byte FIFO and infrared (IrDA) encoder/decoder |
| SC16C654 | Quad UART with 64-byte FIFO and infrared (IrDA) encoder/decoder |
| SC16C654BIEC | 5 V, 3.3 V and 2.5 V quad UART, 5 Mbit/s (max.), with 64-byte FIFOs and infrared (IrDA) encoder/decoder |
| SC16C654DIB64 | Quad UART with 64-byte FIFO and infrared (IrDA) encoder/decoder |
| SC16C654IA68 | Quad UART with 64-byte FIFO and infrared (IrDA) encoder/decoder |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SC16C652IB48,128 | 功能描述:UART 接口集成電路 16C 2.5V-5V 2CH UART 32B FIFO RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 數(shù)據(jù)速率:3 Mbps 電源電壓-最大:3.6 V 電源電壓-最小:2.7 V 電源電流:20 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LQFP-48 封裝:Reel |
| SC16C652IB48,151 | 功能描述:UART 接口集成電路 16C 2.5V-5V 2CH UART 32B FIFO RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 數(shù)據(jù)速率:3 Mbps 電源電壓-最大:3.6 V 電源電壓-最小:2.7 V 電源電流:20 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LQFP-48 封裝:Reel |
| SC16C652IB48,157 | 功能描述:UART 接口集成電路 16C 2.5V-5V 2CH UART 32B FIFO RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 數(shù)據(jù)速率:3 Mbps 電源電壓-最大:3.6 V 電源電壓-最小:2.7 V 電源電流:20 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LQFP-48 封裝:Reel |
| SC16C654 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Quad UART with 64-byte FIFO and infrared (IrDA) encoder/decoder |
| SC16C654B | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:5 V, 3.3 V and 2.5 V quad UART, 5 Mbit/s (max.), with 64-byte FIFOs and infrared (IrDA) encoder/decoder |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。