- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄373356 > S8865-256 (Hamamatsu Photonics) Photodiode array combined with signal processing circuit chip PDF資料下載
參數(shù)資料
| 型號(hào)： | S8865-256 |
| 廠商： | Hamamatsu Photonics |
| 英文描述： | Photodiode array combined with signal processing circuit chip |
| 中文描述： | 光電二極管陣列結(jié)合信號(hào)處理集成電路芯片 |
| 文件頁(yè)數(shù)： | 4/6頁(yè) |
| 文件大?。?/td> | 100K |
| 代理商： | S8865-256 |
Photodiode array with amplifier
S8865-256, S8865-256G
1 2 3
1 2 3
4 5 14151617
VIDEO OUTPUT PERIOD
CLK
RESET
Video
Trig
EOS
tf (CLK)
tf (RESET)
tpw (CLK1)
t1
t2
tpw (CLK2)
tpw (RESET1)
tpw (RESET2)
tr (CLK)
tpw (RESET2)
181920
1
2
n-1
n
tr (RESET)
tpw (RESET1)
KMPDC0154EC
I
Timing chart
Parameter
Symbol
Min.
125
0
10
20
0
-20
-20
Typ.
-
20
-
-
20
0
0
Max.
12500
30
-
-
30
20
20
Unit
ns
ns
μs
μs
ns
ns
ns
Clock pulse width
Clock pulse rise/fall times
Reset pulse width 1
Reset pulse width 2
Reset pulse rise/fall times
Clock pulse-reset pulse timing 1
Clock pulse-reset pulse timing 2
tpw (CLK1), tpw (CLK2)
tr (CLK), tf (CLK)
tpw (RESET1)
tpw (RESET2)
tr (RESET), tf (RESET)
t1
t2
1. The internal timing circuit starts operation at a fall of CLK immediately after a RESET pulse sets to Low.
2. When a fall of CLK is counted as "1 clock", the video signal at the 1st channel appears between "18.5 clocks and 20 clocks".
Then a video signal appears every 4 clocks.
3. Signal charge integration time equals the High period of a RESET pulse. However, the charge integration does not start at the
rise of a RESET pulse but starts at the 8th clock after the rise of the RESET pulse and ends at the 8th clock after the fall of the
RESET pulse. Signals integrated within this period are sequentially read out as time-series signals by the shift register
operation when the RESET pulse next changes from High to Low. The rise and fall of a RESET pulse must be synchronized
with the fall of a CLK pulse, but the rise of a RESET pulse must be set outside the video output period. One cycle of RESET
pulses cannot be set shorter than the time equal to "(video signal readout period 16.5 + 4)
×
N (number of pixels)" clocks.
4
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| S8865-256G | Photodiode array combined with signal processing circuit chip |
| S8865 | Photodiode array combined with signal processing circuit chip |
| S8865-128 | Diode; High speed switching; VR (V): 75; IF (mA): -; Pd (mW): -; rf (ohm) max: -; Condition IF at rf (mA): -; Condition f at rf (MHz): -; VF (V) max: 1; Condition IF at VF (mA): 10; C (pF) max: 4; Condition VR at C (V): 0; Condition f at C (MHz): 1; Package: MHD |
| S8865-64 | Photodiode array combined with signal processing circuit chip |
| S8890 | Long wavelength type APD |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| S8865-256G | 制造商:HAMAMATSU 制造商全稱(chēng):Hamamatsu Corporation 功能描述:Photodiode array combined with signal processing circuit chip |
| S8865-64 | 制造商:HAMAMATSU 制造商全稱(chēng):Hamamatsu Corporation 功能描述:Photodiode array combined with signal processing circuit chip |
| S8865-64G | 制造商:HAMAMATSU 制造商全稱(chēng):Hamamatsu Corporation 功能描述:Photodiode array combined with signal processing IC for X-ray detection |
| S8866-128G-02 | 制造商:HAMAMATSU 制造商全稱(chēng):Hamamatsu Corporation 功能描述:Photodiode array combined with signal processing IC for X-ray detection |
| S8866-64_11 | 制造商:HAMAMATSU 制造商全稱(chēng):Hamamatsu Corporation 功能描述:Photodiode array combined with signal processing IC |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。