參數(shù)資料
型號(hào): S71PL064J80-07
廠商: Spansion Inc.
英文描述: STACKED MULTI CHIP PRODUCT FLASH MEMORY AND RAM
中文描述: 堆疊式多芯片產(chǎn)品,閃存和RAM
文件頁(yè)數(shù): 6/196頁(yè)
文件大?。?/td> 5729K
代理商: S71PL064J80-07
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)當(dāng)前第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)第159頁(yè)第160頁(yè)第161頁(yè)第162頁(yè)第163頁(yè)第164頁(yè)第165頁(yè)第166頁(yè)第167頁(yè)第168頁(yè)第169頁(yè)第170頁(yè)第171頁(yè)第172頁(yè)第173頁(yè)第174頁(yè)第175頁(yè)第176頁(yè)第177頁(yè)第178頁(yè)第179頁(yè)第180頁(yè)第181頁(yè)第182頁(yè)第183頁(yè)第184頁(yè)第185頁(yè)第186頁(yè)第187頁(yè)第188頁(yè)第189頁(yè)第190頁(yè)第191頁(yè)第192頁(yè)第193頁(yè)第194頁(yè)第195頁(yè)第196頁(yè)
6
S71PL254/127/064/032J_00_A6 November 22, 2004
A d v a n c e I n f o r m a t i o n
Operating Range .................................................................................................117
Table 35. DC Electrical Characteristics
(Over the Operating Range) ..............................................117
Capacitance . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 118
Thermal Resistance . . . . . . . . . . . . . . . . . . . . . . . 118
AC Test Loads and Waveforms . . . . . . . . . . . . . 118
Figure 43. AC Test Loads and Waveforms............................ 118
Table 36. Switching Characteristics .....................................119
Switching Waveforms . . . . . . . . . . . . . . . . . . . . 120
Figure 44. Read Cycle 1 (Address Transition Controlled)........ 120
Figure 45. Read Cycle 2 (OE# Controlled) ........................... 120
Figure 46. Write Cycle 1 (WE# Controlled) .......................... 121
Figure 47. Write Cycle 2 (CE#1 or CE2 Controlled) ............... 122
Figure 48. Write Cycle 3 (WE# Controlled, OE# Low)............ 123
Figure 49. Write Cycle 4 (BHE#/BLE# Controlled, OE# Low).. 123
Truth Table . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 124
Table 37. Truth Table ........................................................124
pSRAM Type 6
Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 125
Pin Description . . . . . . . . . . . . . . . . . . . . . . . . . . . 125
Functional Description . . . . . . . . . . . . . . . . . . . . . 126
Absolute Maximum Ratings . . . . . . . . . . . . . . . . . 126
AC Characteristics and Operating Conditions . 127
AC Test Conditions . . . . . . . . . . . . . . . . . . . . . . 128
Timing Diagrams . . . . . . . . . . . . . . . . . . . . . . . . . 129
Read Timings ......................................................................................................129
Figure 50. Read Cycle....................................................... 129
Figure 51. Page Read Cycle (8 Words Access)...................... 130
Write Timings .....................................................................................................131
Figure 52. Write Cycle #1 (WE# Controlled) (See Note 8) ..... 131
Figure 53. Write Cycle #2 (CE# Controlled) (See Note 8)...... 132
Deep Power-down Timing .............................................................................132
Figure 54. Deep Power Down Timing................................... 132
Power-on Timing ...............................................................................................132
Figure 55. Power-on Timing............................................... 132
Provisions of Address Skew ............................................................................133
Figure 56. Read ............................................................... 133
Figure 57. Write............................................................... 133
pSRAM Type 7
Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 134
Pin Description . . . . . . . . . . . . . . . . . . . . . . . . . . . 134
Functional Description . . . . . . . . . . . . . . . . . . . . . 135
Power Down (for 32M, 64M Only) . . . . . . . . . . . . 135
Power Down .......................................................................................................135
Power Down Program Sequence .................................................................136
Address Key .......................................................................................................136
Absolute Maximum Ratings . . . . . . . . . . . . . . . . . 137
Package Capacitance . . . . . . . . . . . . . . . . . . . . . . 137
Power Down Parameters ................................................................................141
Other Timing Parameters ...............................................................................141
AC Test Conditions .........................................................................................142
AC Measurement Output Load Circuits ...................................................142
Figure 58. AC Output Load Circuit – 16 Mb .......................... 142
Figure 59. AC Output Load Circuit – 32 Mb and 64 Mb........... 142
Timing Diagrams . . . . . . . . . . . . . . . . . . . . . . . . . 143
Read Timings ......................................................................................................143
Figure 60. Read Timing #1 (Basic Timing)........................... 143
Figure 61. Read Timing #2 (OE# Address Access................. 143
Figure 62. Read Timing #3 (LB#/UB# Byte Access) ............. 144
Figure 63. Read Timing #4 (Page Address Access after CE1#
Control Access for 32M and 64M Only) ............................... 144
Figure 64. Read Timing #5 (Random and Page Address Access for
32M and 64M Only) ......................................................... 145
Write Timings .....................................................................................................145
Figure 65. Write Timing #1 (Basic Timing).......................... 145
Figure 66. Write Timing #2 (WE# Control).......................... 146
Figure 67. Write Timing #3-1(WE#/LB#/UB# Byte
Write Control)................................................................. 146
Figure 68. Write Timing #3-3 (WE#/LB#/UB# Byte
Write Control)................................................................. 147
Figure 69. Write Timing #3-4 (WE#/LB#/UB# Byte
Write Control)................................................................. 147
Read/Write Timings ..........................................................................................148
Figure 70. Read/Write Timing #1-1 (CE1# Control) ............. 148
Figure 71. Read / Write Timing #1-2
(CE1#/WE#/OE# Control)................................................ 148
Figure 72. Read / Write Timing #2 (OE#, WE# Control) ....... 149
Figure 73. Read / Write Timing #3
(OE#, WE#, LB#, UB# Control) ........................................ 149
Figure 74. Power-up Timing #1......................................... 150
Figure 75. Power-up Timing #2......................................... 150
Figure 76. Power Down Entry and Exit Timing ..................... 150
Figure 77. Standby Entry Timing after Read or Write............ 151
Figure 78. Power Down Program Timing (for 32M/64M Only). 151
SRAM
Common Features . . . . . . . . . . . . . . . . . . . . . . . . 152
Pin Description . . . . . . . . . . . . . . . . . . . . . . . . . . . 152
Functional Description . . . . . . . . . . . . . . . . . . . . . 153
4M Version F, 4M version G, 8M version C .........................................153
Byte Mode ............................................................................................................153
Functional Description . . . . . . . . . . . . . . . . . . . . . 154
8M Version D .................................................................................................154
DC Characteristics . . . . . . . . . . . . . . . . . . . . . . . . 155
Recommended DC Operating Conditions (Note 1) ..............................155
Capacitance (f=1MHz, T
A
=25
°
C) ..................................................................155
DC Operating Characteristics ......................................................................155
Common ..........................................................................................................155
DC Operating Characteristics ......................................................................156
4M Version F ..................................................................................................156
DC Operating Characteristics ......................................................................156
4M Version G .................................................................................................156
DC Operating Characteristics ......................................................................157
8M Version C .................................................................................................157
DC Operating Characteristics ......................................................................157
8M Version D .................................................................................................157
AC Operating Conditions . . . . . . . . . . . . . . . . . . 158
Test Conditions .................................................................................................158
Figure 79. AC Output Load................................................ 158
AC Characteristics . . . . . . . . . . . . . . . . . . . . . . . . 158
Read/Write Characteristics (V
CC
=2.7-3.3V) .............................................158
Data Retention Characteristics (4M Version F) ......................................159
Data Retention Characteristics (4M Version G) .....................................160
Data Retention Characteristics (8M Version C) .....................................160
Data Retention Characteristics (8M Version D) .....................................160
Timing Diagrams ................................................................................................160
Figure 80. Timing Waveform of Read Cycle(1) (Address Controlled,
CS#1=OE#=V
IL
, CS2=WE#=V
IH
, UB# and/or LB#=V
IL
)...... 160
Figure 81. Timing Waveform of Read Cycle(2) (WE#=V
IH
, if BYTE#
相關(guān)PDF資料
PDF描述
S71PL064J80-0K STACKED MULTI CHIP PRODUCT FLASH MEMORY AND RAM
S71PL064J80-0P STACKED MULTI CHIP PRODUCT FLASH MEMORY AND RAM
S71PL064JA0 STACKED MULTI CHIP PRODUCT FLASH MEMORY AND RAM
S71PL064JA0-07 STACKED MULTI CHIP PRODUCT FLASH MEMORY AND RAM
S71PL064JA0-0B STACKED MULTI CHIP PRODUCT FLASH MEMORY AND RAM
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
S71PL064J80-0K 制造商:SPANSION 制造商全稱:SPANSION 功能描述:STACKED MULTI CHIP PRODUCT FLASH MEMORY AND RAM
S71PL064J80-0P 制造商:SPANSION 制造商全稱:SPANSION 功能描述:STACKED MULTI CHIP PRODUCT FLASH MEMORY AND RAM
S71PL064J80BAW0Z0 制造商:SPANSION 制造商全稱:SPANSION 功能描述:Based MCPs
S71PL064J80BAW0Z2 制造商:SPANSION 制造商全稱:SPANSION 功能描述:Based MCPs
S71PL064J80BAW0Z3 制造商:SPANSION 制造商全稱:SPANSION 功能描述:Based MCPs