- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄374670 > S71PL032J08 (Spansion Inc.) STACKED MULTI CHIP PRODUCT FLASH MEMORY AND RAM PDF資料下載
參數(shù)資料
| 型號： | S71PL032J08 |
| 廠商： | Spansion Inc. |
| 英文描述： | STACKED MULTI CHIP PRODUCT FLASH MEMORY AND RAM |
| 中文描述： | 堆疊式多芯片產(chǎn)品，閃存和RAM |
| 文件頁數(shù)： | 5/196頁 |
| 文件大?。?/td> | 5729K |
| 代理商： | S71PL032J08 |
第1頁第2頁第3頁第4頁當前第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁第190頁第191頁第192頁第193頁第194頁第195頁第196頁
November 22, 2004 S71PL254/127/064/032J_00_A6
5
A d v a n c e I n f o r m a t i o n
Figure 6. Data# Polling Algorithm......................................... 76
RY/BY#: Ready/Busy# .......................................................................................76
DQ6: Toggle Bit I ................................................................................................76
Figure 7. Toggle Bit Algorithm.............................................. 78
DQ2: Toggle Bit II ..............................................................................................78
Reading Toggle Bits DQ6/DQ2 .....................................................................78
DQ5: Exceeded Timing Limits ........................................................................79
DQ3: Sector Erase Timer .................................................................................79
Table 19. Write Operation Status ......................................... 80
Absolute Maximum Ratings . . . . . . . . . . . . . . . . . . 81
Figure 8. Maximum Overshoot Waveforms............................. 81
Operating Ranges . . . . . . . . . . . . . . . . . . . . . . . . . .82
Industrial (I) Devices .........................................................................................82
Wireless Devices ...............................................................................................82
Supply Voltages ...................................................................................................82
DC Characteristics . . . . . . . . . . . . . . . . . . . . . . . . .83
Table 20. CMOS Compatible ................................................ 83
AC Characteristic . . . . . . . . . . . . . . . . . . . . . . . . . .84
Test Conditions ..................................................................................................84
Figure 9. Test Setups......................................................... 84
Table 21. Test Specifications ............................................... 84
Switching Waveforms .......................................................................................85
Table 22. Key to Switching Waveforms ................................. 85
Figure 10. Input Waveforms and Measurement Levels............. 85
VCC RampRate ..................................................................................................85
Read Operations ................................................................................................86
Table 23. Read-Only Operations .......................................... 86
Figure 11. Read Operation Timings....................................... 86
Figure 12. Page Read Operation Timings ............................... 87
Reset ......................................................................................................................87
Table 24. Hardware Reset (RESET#) .................................... 87
Figure 13. Reset Timings..................................................... 88
Erase/Program Operations .............................................................................89
Table 25. Erase and Program Operations .............................. 89
Timing Diagrams .................................................................................................90
Figure 14. Program Operation Timings.................................. 90
Figure 15. Accelerated Program Timing Diagram .................... 90
Figure 16. Chip/Sector Erase Operation Timings..................... 91
Figure 17. Back-to-back Read/Write Cycle Timings ................. 91
Figure 18. Data# Polling Timings
(During Embedded Algorithms)............................................ 92
Figure 19. Toggle Bit Timings (During Embedded Algorithms) .. 92
Figure 20. DQ2 vs. DQ6...................................................... 93
Protect/Unprotect . . . . . . . . . . . . . . . . . . . . . . . . 93
Table 26. Temporary Sector Unprotect ................................. 93
Figure 21. Temporary Sector Unprotect Timing Diagram.......... 93
Figure 22. Sector/Sector Block Protect and Unprotect Timing
Diagram............................................................................ 94
Controlled Erase Operations ..........................................................................95
Table 27. Alternate CE# Controlled Erase and
Program Operations ........................................................... 95
Table 28. Alternate CE# Controlled Write (Erase/Program)
Operation Timings ............................................................. 96
Table 29. Erase And Programming Performance .................... 97
BGA Pin Capacitance . . . . . . . . . . . . . . . . . . . . . . 97
Type 2 pSRAM
Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 98
Product Information . . . . . . . . . . . . . . . . . . . . . . . 98
Pin Description . . . . . . . . . . . . . . . . . . . . . . . . . . . 98
Power Up Sequence . . . . . . . . . . . . . . . . . . . . . . . 99
Timing Diagrams . . . . . . . . . . . . . . . . . . . . . . . . . 99
Power Up ..............................................................................................................99
Figure 23. Power Up 1 (CS1# Controlled) ............................. 99
Figure 24. Power Up 2 (CS2 Controlled)................................ 99
Functional Description . . . . . . . . . . . . . . . . . . . . . 100
Absolute Maximum Ratings . . . . . . . . . . . . . . . . 100
DC Recommended Operating Conditions . . . . . 100
DC and Operating Characteristics . . . . . . . . . . . 101
Common ...............................................................................................................101
16M pSRAM ..........................................................................................................102
32M pSRAM .........................................................................................................102
64M pSRAM .........................................................................................................103
AC Operating Conditions . . . . . . . . . . . . . . . . . . 103
Test Conditions (Test Load and Test Input/Output Reference) ........103
Figure 25. Output Load .................................................... 103
ACC Characteristics (Ta = -40°C to 85°C, V
CC
= 2.7 to 3.1 V) ........104
Timing Diagrams . . . . . . . . . . . . . . . . . . . . . . . . . 105
Read Timings .......................................................................................................105
Figure 26. Timing Waveform of Read Cycle(1)..................... 105
Figure 27. Timing Waveform of Read Cycle(2)..................... 105
Figure 28. Timing Waveform of Read Cycle(2)..................... 105
Write Timings .....................................................................................................106
Figure 29. Write Cycle #1 (WE# Controlled)........................ 106
Figure 30. Write Cycle #2 (CS1# Controlled) ...................... 106
Figure 31. Timing Waveform of Write Cycle(3)
(CS2 Controlled) ............................................................. 107
Figure 32. Timing Waveform of Write Cycle(4) (UB#, LB#
Controlled) ..................................................................... 107
pSRAM Type 3
Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 108
Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 108
Pin Description . . . . . . . . . . . . . . . . . . . . . . . . . . . 108
Operation Mode . . . . . . . . . . . . . . . . . . . . . . . . . . 109
DC Characteristics . . . . . . . . . . . . . . . . . . . . . . . . 109
Table 30. DC Recommended Operating Conditions ............... 109
Table 31. DC Characteristics (T
A
= -25
°
C to 85
°
C, VDD = 2.6 to
3.3V) ............................................................................. 110
AC Characteristics . . . . . . . . . . . . . . . . . . . . . . . . 110
Table 32. AC Characteristics and Operating Conditions (T
A
= -25
°
C
to 85
°
C, V
DD
= 2.6 to 3.3V) .............................................. 110
Table 33. AC Test Conditions ............................................. 111
Figure 33. AC Test Loads.................................................. 111
Figure 34. State Diagram ................................................. 112
Table 34. Standby Mode Characteristics .............................. 112
Timing Diagrams . . . . . . . . . . . . . . . . . . . . . . . . . 112
Figure 35. Read Cycle 1—Addressed Controlled ................... 112
Figure 36. Read Cycle 2—CS1# Controlled.......................... 113
Figure 37. Write Cycle 1—WE# Controlled .......................... 113
Figure 38. Write Cycle 2—CS1# Controlled ......................... 114
Figure 39. Write Cycle3—UB#, LB# Controlled .................... 114
Figure 40. Deep Power-down Mode.................................... 115
Figure 41. Power-up Mode................................................ 115
Figure 42. Abnormal Timing.............................................. 115
pSRAM Type 4
Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 116
Functional Description . . . . . . . . . . . . . . . . . . . . . 116
Product Portfolio ................................................................................................116
Maximum Ratings . . . . . . . . . . . . . . . . . . . . . . . . . 117
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| S71PL032J08-0B | STACKED MULTI CHIP PRODUCT FLASH MEMORY AND RAM |
| S71PL032J40 | STACKED MULTI CHIP PRODUCT FLASH MEMORY AND RAM |
| S71PL032J40-07 | STACKED MULTI CHIP PRODUCT FLASH MEMORY AND RAM |
| S71PL032J40-0K | STACKED MULTI CHIP PRODUCT FLASH MEMORY AND RAM |
| S71PL032J80 | STACKED MULTI CHIP PRODUCT FLASH MEMORY AND RAM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| S71PL032J08-0B | 制造商:SPANSION 制造商全稱:SPANSION 功能描述:Based MCPs |
| S71PL032J08BAW0Z0 | 制造商:SPANSION 制造商全稱:SPANSION 功能描述:Based MCPs |
| S71PL032J08BAW0Z2 | 制造商:SPANSION 制造商全稱:SPANSION 功能描述:Based MCPs |
| S71PL032J08BAW0Z3 | 制造商:SPANSION 制造商全稱:SPANSION 功能描述:Based MCPs |
| S71PL032J08BAW9Z0 | 制造商:SPANSION 制造商全稱:SPANSION 功能描述:Based MCPs |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。