- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄374670 > S71PL032J08-0B (Spansion Inc.) STACKED MULTI CHIP PRODUCT FLASH MEMORY AND RAM PDF資料下載
參數(shù)資料
| 型號(hào)： | S71PL032J08-0B |
| 廠商： | Spansion Inc. |
| 英文描述： | STACKED MULTI CHIP PRODUCT FLASH MEMORY AND RAM |
| 中文描述： | 堆疊式多芯片產(chǎn)品，閃存和RAM |
| 文件頁(yè)數(shù)： | 5/196頁(yè) |
| 文件大?。?/td> | 5729K |
| 代理商： | S71PL032J08-0B |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)當(dāng)前第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)第159頁(yè)第160頁(yè)第161頁(yè)第162頁(yè)第163頁(yè)第164頁(yè)第165頁(yè)第166頁(yè)第167頁(yè)第168頁(yè)第169頁(yè)第170頁(yè)第171頁(yè)第172頁(yè)第173頁(yè)第174頁(yè)第175頁(yè)第176頁(yè)第177頁(yè)第178頁(yè)第179頁(yè)第180頁(yè)第181頁(yè)第182頁(yè)第183頁(yè)第184頁(yè)第185頁(yè)第186頁(yè)第187頁(yè)第188頁(yè)第189頁(yè)第190頁(yè)第191頁(yè)第192頁(yè)第193頁(yè)第194頁(yè)第195頁(yè)第196頁(yè)
November 22, 2004 S71PL254/127/064/032J_00_A6
5
A d v a n c e I n f o r m a t i o n
Figure 6. Data# Polling Algorithm......................................... 76
RY/BY#: Ready/Busy# .......................................................................................76
DQ6: Toggle Bit I ................................................................................................76
Figure 7. Toggle Bit Algorithm.............................................. 78
DQ2: Toggle Bit II ..............................................................................................78
Reading Toggle Bits DQ6/DQ2 .....................................................................78
DQ5: Exceeded Timing Limits ........................................................................79
DQ3: Sector Erase Timer .................................................................................79
Table 19. Write Operation Status ......................................... 80
Absolute Maximum Ratings . . . . . . . . . . . . . . . . . . 81
Figure 8. Maximum Overshoot Waveforms............................. 81
Operating Ranges . . . . . . . . . . . . . . . . . . . . . . . . . .82
Industrial (I) Devices .........................................................................................82
Wireless Devices ...............................................................................................82
Supply Voltages ...................................................................................................82
DC Characteristics . . . . . . . . . . . . . . . . . . . . . . . . .83
Table 20. CMOS Compatible ................................................ 83
AC Characteristic . . . . . . . . . . . . . . . . . . . . . . . . . .84
Test Conditions ..................................................................................................84
Figure 9. Test Setups......................................................... 84
Table 21. Test Specifications ............................................... 84
Switching Waveforms .......................................................................................85
Table 22. Key to Switching Waveforms ................................. 85
Figure 10. Input Waveforms and Measurement Levels............. 85
VCC RampRate ..................................................................................................85
Read Operations ................................................................................................86
Table 23. Read-Only Operations .......................................... 86
Figure 11. Read Operation Timings....................................... 86
Figure 12. Page Read Operation Timings ............................... 87
Reset ......................................................................................................................87
Table 24. Hardware Reset (RESET#) .................................... 87
Figure 13. Reset Timings..................................................... 88
Erase/Program Operations .............................................................................89
Table 25. Erase and Program Operations .............................. 89
Timing Diagrams .................................................................................................90
Figure 14. Program Operation Timings.................................. 90
Figure 15. Accelerated Program Timing Diagram .................... 90
Figure 16. Chip/Sector Erase Operation Timings..................... 91
Figure 17. Back-to-back Read/Write Cycle Timings ................. 91
Figure 18. Data# Polling Timings
(During Embedded Algorithms)............................................ 92
Figure 19. Toggle Bit Timings (During Embedded Algorithms) .. 92
Figure 20. DQ2 vs. DQ6...................................................... 93
Protect/Unprotect . . . . . . . . . . . . . . . . . . . . . . . . 93
Table 26. Temporary Sector Unprotect ................................. 93
Figure 21. Temporary Sector Unprotect Timing Diagram.......... 93
Figure 22. Sector/Sector Block Protect and Unprotect Timing
Diagram............................................................................ 94
Controlled Erase Operations ..........................................................................95
Table 27. Alternate CE# Controlled Erase and
Program Operations ........................................................... 95
Table 28. Alternate CE# Controlled Write (Erase/Program)
Operation Timings ............................................................. 96
Table 29. Erase And Programming Performance .................... 97
BGA Pin Capacitance . . . . . . . . . . . . . . . . . . . . . . 97
Type 2 pSRAM
Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 98
Product Information . . . . . . . . . . . . . . . . . . . . . . . 98
Pin Description . . . . . . . . . . . . . . . . . . . . . . . . . . . 98
Power Up Sequence . . . . . . . . . . . . . . . . . . . . . . . 99
Timing Diagrams . . . . . . . . . . . . . . . . . . . . . . . . . 99
Power Up ..............................................................................................................99
Figure 23. Power Up 1 (CS1# Controlled) ............................. 99
Figure 24. Power Up 2 (CS2 Controlled)................................ 99
Functional Description . . . . . . . . . . . . . . . . . . . . . 100
Absolute Maximum Ratings . . . . . . . . . . . . . . . . 100
DC Recommended Operating Conditions . . . . . 100
DC and Operating Characteristics . . . . . . . . . . . 101
Common ...............................................................................................................101
16M pSRAM ..........................................................................................................102
32M pSRAM .........................................................................................................102
64M pSRAM .........................................................................................................103
AC Operating Conditions . . . . . . . . . . . . . . . . . . 103
Test Conditions (Test Load and Test Input/Output Reference) ........103
Figure 25. Output Load .................................................... 103
ACC Characteristics (Ta = -40°C to 85°C, V
CC
= 2.7 to 3.1 V) ........104
Timing Diagrams . . . . . . . . . . . . . . . . . . . . . . . . . 105
Read Timings .......................................................................................................105
Figure 26. Timing Waveform of Read Cycle(1)..................... 105
Figure 27. Timing Waveform of Read Cycle(2)..................... 105
Figure 28. Timing Waveform of Read Cycle(2)..................... 105
Write Timings .....................................................................................................106
Figure 29. Write Cycle #1 (WE# Controlled)........................ 106
Figure 30. Write Cycle #2 (CS1# Controlled) ...................... 106
Figure 31. Timing Waveform of Write Cycle(3)
(CS2 Controlled) ............................................................. 107
Figure 32. Timing Waveform of Write Cycle(4) (UB#, LB#
Controlled) ..................................................................... 107
pSRAM Type 3
Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 108
Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 108
Pin Description . . . . . . . . . . . . . . . . . . . . . . . . . . . 108
Operation Mode . . . . . . . . . . . . . . . . . . . . . . . . . . 109
DC Characteristics . . . . . . . . . . . . . . . . . . . . . . . . 109
Table 30. DC Recommended Operating Conditions ............... 109
Table 31. DC Characteristics (T
A
= -25
°
C to 85
°
C, VDD = 2.6 to
3.3V) ............................................................................. 110
AC Characteristics . . . . . . . . . . . . . . . . . . . . . . . . 110
Table 32. AC Characteristics and Operating Conditions (T
A
= -25
°
C
to 85
°
C, V
DD
= 2.6 to 3.3V) .............................................. 110
Table 33. AC Test Conditions ............................................. 111
Figure 33. AC Test Loads.................................................. 111
Figure 34. State Diagram ................................................. 112
Table 34. Standby Mode Characteristics .............................. 112
Timing Diagrams . . . . . . . . . . . . . . . . . . . . . . . . . 112
Figure 35. Read Cycle 1—Addressed Controlled ................... 112
Figure 36. Read Cycle 2—CS1# Controlled.......................... 113
Figure 37. Write Cycle 1—WE# Controlled .......................... 113
Figure 38. Write Cycle 2—CS1# Controlled ......................... 114
Figure 39. Write Cycle3—UB#, LB# Controlled .................... 114
Figure 40. Deep Power-down Mode.................................... 115
Figure 41. Power-up Mode................................................ 115
Figure 42. Abnormal Timing.............................................. 115
pSRAM Type 4
Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 116
Functional Description . . . . . . . . . . . . . . . . . . . . . 116
Product Portfolio ................................................................................................116
Maximum Ratings . . . . . . . . . . . . . . . . . . . . . . . . . 117
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| S71PL032J40 | STACKED MULTI CHIP PRODUCT FLASH MEMORY AND RAM |
| S71PL032J40-07 | STACKED MULTI CHIP PRODUCT FLASH MEMORY AND RAM |
| S71PL032J40-0K | STACKED MULTI CHIP PRODUCT FLASH MEMORY AND RAM |
| S71PL032J80 | STACKED MULTI CHIP PRODUCT FLASH MEMORY AND RAM |
| S71PL032J80-07 | STACKED MULTI CHIP PRODUCT FLASH MEMORY AND RAM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| S71PL032J08BAW0Z0 | 制造商:SPANSION 制造商全稱(chēng):SPANSION 功能描述:Based MCPs |
| S71PL032J08BAW0Z2 | 制造商:SPANSION 制造商全稱(chēng):SPANSION 功能描述:Based MCPs |
| S71PL032J08BAW0Z3 | 制造商:SPANSION 制造商全稱(chēng):SPANSION 功能描述:Based MCPs |
| S71PL032J08BAW9Z0 | 制造商:SPANSION 制造商全稱(chēng):SPANSION 功能描述:Based MCPs |
| S71PL032J08BAW9Z2 | 制造商:SPANSION 制造商全稱(chēng):SPANSION 功能描述:Based MCPs |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。