
Chapter 22 Enhanced Programmable Interrupt Timer (S12XEPIT24B8CV1)
MC9S12XF - Family Reference Manual, Rev.1.19
1024
Freescale Semiconductor
22.4.0.10 PIT Channel Stop Register (PITCSTP)
Read: Anytime
Write: Anytime
22.4.0.11 PIT Combined Output Trigger Conguration Register (PITTRIGOUT)
Read: Anytime
Write: Anytime
Module Base + 0x0028
76543210
R
PITCSTP7
PITCSTP6
PITCSTP5
PITCSTP4
PITCSTP3
PITCSTP2
PITCSTP1
PITCSTP0
W
Reset
0
00000
Figure 22-27. PIT Channel Stop Register (PITCSTP)
Table 22-10. PITCSTP Field Descriptions
Field
Description
7:0
PITCSTP
PIT Channel Stop — If cleared, the corresponding PIT channel normally restarts after a time-out event. If set,
the corresponding PIT channel stops after the next time-out event. Once a channel has been stopped, the
channels waits for a force-load event (i.e. writing a one to the corresponding PITFLT bit) to restart. Additionally,
if the channel is in externally triggered mode, an input trigger event also restarts the channel.
The information in this register is “pipe-lined”, i.e. it is transferred to internal conguration bits every time the
counter of the corresponding PIT channel restarts. This way, the current state of the PITCSTP bit (together with
the corresponding counter value in the PITLD register) always reects the conguration of the PIT channel after
a restart (and denes the state of the PIT channel after the time-out event following the restart).
0 The PIT channel restarts after the next time-out event.
1 The PIT channel stops after the next time-out event.
Module Base + 0x0029
76543210
R
PITCOTE7
PITCOTE6
PITCOTE5
PITCOTE4
PITCOTE3
PITCOTE2
PITCOTE1
PITCOTE0
W
Reset
0
00000
Figure 22-28. PIT Combined Output Trigger Conguration Register (PITTRIGOUT)
Table 22-11. PITTRIGOUT Field Descriptions
Field
Description
7:0
PITCOTE
PIT Combined Output Trigger Enable — If set, the time-out event of the corresponding PIT channel
contributes to the generation of the combined trigger output. This is used to trigger other modules on
programmable timing event sequences.
0 The time-out event of the corresponding PIT channel does not contribute to the combined trigger output.
1 The time-out event of the corresponding PIT channel contributes to the combined trigger output.