
Chapter 26 Enhanced Capture Timer (ECT16B8CV3)
MC9S12XF - Family Reference Manual, Rev.1.19
1152
Freescale Semiconductor
26.3.2.20 16-Bit Modulus Down-Counter FLAG Register (MCFLG)
Read: Anytime
Write only used in the ag clearing mechanism for bit 7. Writing a one to bit 7 clears the ag. Writing a
zero will not affect the current status of the bit.
4
ICLAT
Input Capture Force Latch Action — When input capture latch mode is enabled (LATQ and BUFEN bit in
ICSYS are set), a write one to this bit immediately forces the contents of the input capture registers TC0 to TC3
and their corresponding 8-bit pulse accumulators to be latched into the associated holding registers. The pulse
accumulators will be automatically cleared when the latch action occurs.
Writing zero to this bit has no effect. Read of this bit will always return zero.
3
FLMC
Force Load Register into the Modulus Counter Count Register — This bit is active only when the modulus
down-counter is enabled (MCEN = 1).
A write one into this bit loads the load register into the modulus counter count register (MCCNT). This also resets
the modulus counter prescaler.
Write zero to this bit has no effect. Read of this bit will return always zero.
2
MCEN
Modulus Down-Counter Enable
0 Modulus counter disabled. The modulus counter (MCCNT) is preset to 0xFFFF. This will prevent an early
interrupt ag when the modulus down-counter is enabled.
1 Modulus counter is enabled.
1:0
MCPR[1:0]
Modulus Counter Prescaler Select — These two bits specify the division rate of the modulus counter prescaler
when PRNT of TSCR1 is set to 0. The newly selected prescaler division rate will not be effective until a load of
the load register into the modulus counter count register occurs.
Table 26-24. Modulus Counter Prescaler Select
MCPR1
MCPR0
Prescaler Division
00
1
01
4
10
8
11
16
Module Base + 0x0027
76543210
R
MCZF
0
POLF3
POLF2
POLF1
POLF0
W
Reset
00000000
= Unimplemented or Reserved
Figure 26-43. 16-Bit Modulus Down-Counter FLAG Register (MCFLG)
Table 26-23. MCCTL Field Descriptions (continued)
Field
Description