參數(shù)資料
型號： S29PL256N70GFWW03
廠商： SPANSION LLC
元件分類： DRAM
英文描述： 256/128/128 Mb (16/8/8 M x 16-Bit) CMOS, 3.0 Volt-only Simultaneous Read/Write, Page-Mode Flash Memory
中文描述： 16M X 16 FLASH 3V PROM, 70 ns, PBGA84
封裝： 8 X 11.60 MM, LEAD FREE, FBGA-84
文件頁數(shù)： 69/74頁
文件大小： 1968K
代理商： S29PL256N70GFWW03
June 6, 2007 S29PL-N_00_A5
S29PL-N MirrorBit
Flash Family
69
D a t a
S h e e t
( P r e l i m i n a r y )
Notes
1. See
Table 7.1 on page 20
for description of bus operations.
2. All values are in hexadecimal.
3. Except for the following, all bus cycles are write cycle: read cycle, fourth through sixth cycles of the Autoselect commands, and password verify commands, and
any cycle reading at RD(0) and RD(1).
4. Data bits DQ15 – DQ8 are don’t care in command sequences, except for RD, PD, WD, PWD, and PWD3 – PWD0.
5. Unless otherwise noted, these address bits are
don
’
t cares:
PL127: A22 – A15; 129N: A21 – A15; PL256N: A23 – A14.
6. Writing incorrect address and data values or writing them in the improper sequence may place the device in an unknown state. The system must write the reset
command to return the device to reading array data.
7. No unlock or command cycles required when bank is reading array data.
8. The Reset command is required to return to reading array data (or to the erase-suspend-read mode if previously in Erase Suspend) when a bank is in the
autoselect mode, or if DQ5 goes high (while the bank is providing status information) or performing sector lock/unlock.
9. The fourth cycle of the autoselect command sequence is a read cycle. The system must provide the bank address.
See Autoselect on page 23.
10.The data is 0000h for an unlocked sector and 0001h for a locked sector.
11.Device IDs: PL256N = 223Ch; PL127N = 2220h;
PL129N = 2221h.
12.
See Autoselect on page 23.
13.The Unlock Bypass command sequence is required prior to this command sequence.
14.The Unlock Bypass Reset command is required to return to reading array data when the bank is in the unlock bypass mode.The system may read and program
in non-erasing sectors, or enter the autoselect mode, when in the Erase Suspend mode. The Erase Suspend command is valid only during a sector erase
operation, and requires the bank address.
15.The Erase Resume command is valid only during the Erase Suspend mode, and requires the bank address.
16.Command is valid when device is ready to read array data or when device is in autoselect mode.The total number of cycles in the command sequence is
determined by the number of words written to the write buffer. The maximum number of cycles in the command sequence is 37.
17.The entire four bus-cycle sequence must be entered for which portion of the password.
18.The Unlock Bypass Reset command is required to return to reading array data when the bank is in the unlock bypass mode.The system may read and program
in non-erasing sectors, or enter the autoselect mode, when in the Erase Suspend mode. The Erase Suspend command is valid only during a sector erase
operation, and requires the bank address.
19.The Erase Resume command is valid only during the Erase Suspend mode, and requires the bank address.
20.Command is valid when device is ready to read array data or when device is in autoselect mode.The total number of cycles in the command sequence is
determined by the number of words written to the write buffer. The maximum number of cycles in the command sequence is 37.
21.The entire four bus-cycle sequence must be entered for which portion of the password.
22.The ALL PPB ERASE command pre-programs all PPBs before erasure to prevent over-erasure of PPBs.
23.WP#/ACC must be at VHH during the entire operation of this command.
24.Command sequence resets device for next command after write-to-buffer operation.
25.Entry commands are needed to enter a specific mode to enable instructions only available within that mode.
26.If both the Persistent Protection Mode Locking Bit and the password Protection Mode Locking Bit are set a the same time, the command operation aborts and
returns the device to the default Persistent Sector Protection Mode.
27.The Exit command must be issued to reset the device into read mode. Otherwise the device hangs.
相關PDF資料
PDF描述
S29WS064J 128/64 Megabit (8/4 M x 16-Bit) CMOS 1.8 Volt-only Simultaneous Read/Write, Burst Mode Flash Memory
S29WS128J 128/64 Megabit (8/4 M x 16-Bit) CMOS 1.8 Volt-only Simultaneous Read/Write, Burst Mode Flash Memory
S2E00 1.5W, Ultra-High Isolation DIP, Single & Dual Output DC/DC Converters
S2E01 1.5W, Ultra-High Isolation DIP, Single & Dual Output DC/DC Converters
S2E02 1.5W, Ultra-High Isolation DIP, Single & Dual Output DC/DC Converters
相關代理商/技術參數(shù)
參數(shù)描述
S29PL256N80FAI000 制造商:SPANSION 制造商全稱:SPANSION 功能描述:256/128/128 Mb (16/8/8 M x 16-Bit) CMOS, 3.0 Volt-only Simultaneous Read/Write, Page-Mode Flash Memory
S29PL256N80FAI002 制造商:SPANSION 制造商全稱:SPANSION 功能描述:256/128/128 Mb (16/8/8 M x 16-Bit) CMOS, 3.0 Volt-only Simultaneous Read/Write, Page-Mode Flash Memory
S29PL256N80FAI003 制造商:SPANSION 制造商全稱:SPANSION 功能描述:256/128/128 Mb (16/8/8 M x 16-Bit) CMOS, 3.0 Volt-only Simultaneous Read/Write, Page-Mode Flash Memory
S29PL256N80FAIW00 制造商:SPANSION 制造商全稱:SPANSION 功能描述:256/128/128 Mb (16/8/8 M x 16-Bit) CMOS, 3.0 Volt-only Simultaneous Read/Write, Page-Mode Flash Memory
S29PL256N80FAIW02 制造商:SPANSION 制造商全稱:SPANSION 功能描述:256/128/128 Mb (16/8/8 M x 16-Bit) CMOS, 3.0 Volt-only Simultaneous Read/Write, Page-Mode Flash Memory
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*