參數(shù)資料
型號(hào)： S29PL127N70GFW003
廠商： SPANSION LLC
元件分類(lèi)： DRAM
英文描述： 740; 38000/740 Series; Microcontroller; Bit Size: 8-bit; ROM: 32K; RAM: 1K; ROM Type: Mask ROM; CPU: 740 core; Minimum Instruction Execution Time (ns): 500 (@8MHz); Operating Frequency / Supply Voltage: 8MHz/3.0 to 3.6V; Operating Ambient Temperature (°C): -20 to 85; Package Code: PLQP0080KB-A (80P6Q-A)
中文描述： 8M X 16 FLASH 3V PROM, 70 ns, PBGA64
封裝： 8 X 11.60 MM, LEAD FREE, FBGA-64
文件頁(yè)數(shù)： 66/74頁(yè)
文件大?。?/td> 1968K
代理商： S29PL127N70GFW003
66
S29PL-N MirrorBit
Flash Family
S29PL-N_00_A5 June 6, 2007
D a t a
S h e e t
( P r e l i m i n a r y )
12. Appendix
This section contains information relating to software control or interfacing with the Flash device. For
additional information and assistance regarding software, see
Additional Resources
on page 17
, or explore
the Web at
www.spansion.com
.
Legend
X = Don’t care.
RA = Read Address.
RD = Read Data.
PA = Address of the memory location to be programmed. Addresses latch on the falling edge of the WE# or CE# pulse whichever happens later.
PD = Program Data. Data latches on the rising edge of WE# or CE# pulse, whichever occurs first.
SA = Sector Address. PL127/129N = A22 – A15;
PL256N = A23 – A15.
BA = Bank Address. PL256N = A23 – A21; PL127N = A22 – A20; PL127N = A21 – A20.
WBL = Write Buffer Location. Address must be within the same write buffer page as PA.
WC = Word Count. Number of write buffer locations to load minus 1.
Notes
1. See
Table 7.1 on page 20
for description of bus operations.
2. All values are in hexadecimal.
3. Except for the following, all bus cycles are write cycle: read cycle, fourth through sixth cycles of the Autoselect commands, fourth cycle of the password verify
command, and any cycle reading at RD(0) and RD(1).
4. Data bits DQ15 – DQ8 are don’t care in command sequences, except for RD, PD, WD, PWD, and PWD3 – PWD0.
5. Unless otherwise noted, these address bits are
don
’
t cares:
PL127: A22 – A15; 129N: A21 – A15; PL256N: A23 – A14.
6. Writing incorrect address and data values or writing them in the improper sequence may place the device in an unknown state. The system must write the reset
command to return the device to reading array data.
7. No unlock or command cycles required when bank is reading array data.
Table 12.1
Memory Array Commands
Command Sequence
(Notes)
C
Bus Cycles (Notes
1
–
6
)
First
Second
Third
Fourth
Fifth
Sixth
Addr
Data
Addr
Data
Addr
Data
Addr
Data
Addr
Data
Addr
Data
Read (
7
)
1
RA
RD
Reset (
8
)
1
XXX
F0
Auto-
select
(
9
)
Manufacturer ID
4
555
AA
2AA
55
[BA]555
90
[BA]X00
0001
Device ID (
10
)
6
555
AA
2AA
55
[BA]555
90
[BA]X01
227E
[BA]X0E
(
10
)
[BA]X0F
2200
Indicator Bits
4
555
AA
2AA
55
[BA]555
90
[BA]X03
(
11
)
Program
4
555
AA
2AA
55
555
A0
PA
Data
Write to Buffer (
17
)
6
555
AA
2AA
55
SA
25
SA
WC
PA
PD
WBL
PD
Program Buffer to Flash
1
SA
29
Write to Buffer Abort Reset (
17
)
3
555
AA
2AA
55
555
F0
Chip Erase
6
555
AA
2AA
55
555
80
555
AA
2AA
55
555
10
Sector Erase
6
555
AA
2AA
55
555
80
555
AA
2AA
55
SA
30
Program/Erase Suspend (
14
)
1
BA
B0
Program/Erase Resume (
15
)
1
BA
30
CFI Query (
16
)
1
[BA]555
98
Unlock
Bypass
Mode
Unlock Bypass Entry
3
555
AA
2AA
55
555
20
Unlock Bypass Program (
12
,
13
)
2
XX
A0
PA
PD
Unlock Bypass Sector Erase (
12
,
13
)
2
XX
80
SA
30
Unlock Bypass Erase (
12
,
13
)
2
XX
80
XXX
10
Unlock Bypass CFI (
12
,
13
)
1
BA
98
Unlock Bypass Reset
2
XX
90
XXX
00
Secured Silicon Sector Command Definitions
Secured
Silicon
Sector
Secured Silicon Sector Entry (
18
)
3
555
AA
2AA
55
555
88
Secured Silicon Sector Program
2
XX
A0
PA
data
Secured Silicon Sector Read
1
RA
data
Secured Silicon Sector Exit (
19
)
4
555
AA
2AA
55
555
90
XX
00
相關(guān)PDF資料
PDF描述
S29PL127N70GFWW00 740; 38000/740 Series; Microcontroller; Bit Size: 8-bit; ROM: 48K; RAM: 1.5K; ROM Type: Mask ROM; CPU: 740 core; Minimum Instruction Execution Time (ns): 500 (@8MHz); Operating Frequency / Supply Voltage: 8MHz/3.0 to 3.6V; Operating Ambient Temperature (°C): -20 to 85; Package Code: PLQP0080KB-A (80P6Q-A)
S29PL127N70GFWW02 256/128/128 Mb (16/8/8 M x 16-Bit) CMOS, 3.0 Volt-only Simultaneous Read/Write, Page-Mode Flash Memory
S29PL127N70GFWW03 740; 38000/740 Series; Microcontroller; Bit Size: 8-bit; ROM: 32K; RAM: 2K; ROM Type: Mask ROM; CPU: 740 core; Minimum Instruction Execution Time (ns): 500 (@8MHz); Operating Frequency / Supply Voltage: 8MHz/3.0 to 3.6V; Operating Ambient Temperature (°C): -20 to 85; Package Code: PLQP0080KB-A (80P6Q-A)
S29PL129N 256/128/128 Mb (16/8/8 M x 16-Bit) CMOS, 3.0 Volt-only Simultaneous Read/Write, Page-Mode Flash Memory
S29PL129N65GAW000 256/128/128 Mb (16/8/8 M x 16-Bit) CMOS, 3.0 Volt-only Simultaneous Read/Write, Page-Mode Flash Memory
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
S29PL127N70GFWW00 制造商:SPANSION 制造商全稱(chēng):SPANSION 功能描述:256/128/128 Mb (16/8/8 M x 16-Bit) CMOS, 3.0 Volt-only Simultaneous Read/Write, Page-Mode Flash Memory
S29PL127N70GFWW02 制造商:SPANSION 制造商全稱(chēng):SPANSION 功能描述:256/128/128 Mb (16/8/8 M x 16-Bit) CMOS, 3.0 Volt-only Simultaneous Read/Write, Page-Mode Flash Memory
S29PL127N70GFWW03 制造商:SPANSION 制造商全稱(chēng):SPANSION 功能描述:256/128/128 Mb (16/8/8 M x 16-Bit) CMOS, 3.0 Volt-only Simultaneous Read/Write, Page-Mode Flash Memory
S29PL127N80FAI000 制造商:SPANSION 制造商全稱(chēng):SPANSION 功能描述:256/128/128 Mb (16/8/8 M x 16-Bit) CMOS, 3.0 Volt-only Simultaneous Read/Write, Page-Mode Flash Memory
S29PL127N80FAI002 制造商:SPANSION 制造商全稱(chēng):SPANSION 功能描述:256/128/128 Mb (16/8/8 M x 16-Bit) CMOS, 3.0 Volt-only Simultaneous Read/Write, Page-Mode Flash Memory
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*